


DESCRIPTION:

The DPS8M656 is a 256K bit Static Random Access Memory (SRAM), complete with memory interface logic and on-board capacitors, organized as 16K X 16 bits.



The DPS8M656 is ideally suited for high performance applications where either fast access time or low power consumption is required.



4

FEATURES:

- Fast Access Times:
35, 45, 55, 70, 85, 100, 120, 150ns (max.)
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible
- Common Data Input and Output
- Low Data Retention Voltage: 2.0V min.
- Single +5V Power Supply, ±10% Tolerance
- JEDEC Standard 40-Pin DIP Package
- Military Version Available with Devices Fully Compliant to MIL -STD-883C



| TRUTH TABLE | | | | | | | | |
|-------------------|----|----|----|----|----|-------------|--------------|----------------|
| Mode | CE | LB | UB | WE | OE | I/O0 - I/O7 | I/O8 - I/O15 | Supply Current |
| Not Selected | H | X | X | X | X | HIGH-Z | HIGH-Z | Standby |
| Not Selected | X | H | H | X | X | HIGH-Z | HIGH-Z | Standby |
| DOUT Disable | L | L | L | H | H | HIGH-Z | HIGH-Z | Active |
| Read Lower Block | L | L | H | H | L | DOUT | HIGH-Z | Active |
| Read Upper Block | L | H | L | H | L | HIGH-Z | DOUT | Active |
| Read All | L | L | L | H | L | DOUT | DOUT | Active |
| Write Lower Block | L | L | H | L | X | DIN | HIGH-Z | Active |
| Write Upper Block | L | H | L | L | X | HIGH-Z | DIN | Active |
| Write All | L | L | L | L | X | DIN | DIN | Active |

H = HIGH, L = LOW and is X = Don't Care.

| DPS8M656-35, -45, -55, -70, -85 DC OPERATING CHARACTERISTICS: Over operating ranges | | | | | | | | | |
|---|------------------------------------|--|------|------|------|------|------|------|------|
| Symbol | Characteristics | Test Conditions | C | | I | | M/B | | Unit |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| IIN | Input Leakage Current | VIN = 0V to VDD | -20 | +20 | -20 | +20 | -20 | +20 | µA |
| IOUT | Output Leakage Current | VIO = 0V to VDD, CE or OE = VIH, or WE = VIL | -20 | +20 | -20 | +20 | -20 | +20 | µA |
| ICC1 | Active Supply Current | CE = VIL, VIN = VIH or VIL, IOUT = 0mA Cycle = 0 | | 400 | | 400 | | 400 | mA |
| ICC2 | Operating Supply Current | Cycle = min., Duty = 100% IOUT = 0mA, | | 640 | | 640 | | 640 | mA |
| ISB1 | Full Standby Supply Current (CMOS) | CE ≥ VDD - 0.2V, VIN ≥ VDD - 0.2V or VIN ≤ 0.2V | | 70 | | 70 | | 70 | mA |
| ISB2 | Standby Current (TTL) | CE = VIH, Cycle = min. | | 120 | | 120 | | 120 | mA |
| ICCDR2 | Data Retention Supply Current | CE ≥ VDR - 0.2V, VDR = 2V | | 1.2 | | 1.2 | | 1.2 | mA |
| ICCDR3 | Data Retention Supply Current | CE ≥ VDR - 0.2V, VDR = 3V | | 2.4 | | 2.4 | | 2.4 | mA |
| VOL | Output Low Voltage | IOUT = 2.1mA | | 0.4 | | 0.4 | | 0.4 | V |
| VOH | Output High Voltage | IOUT = -1.0mA | 2.4 | | 2.4 | | 2.4 | | V |

| DPS8M656-100, -120, -150 DC OPERATING CHARACTERISTICS: Over operating ranges | | | | | | | | | |
|--|------------------------------------|---|------|------|------|------|------|------|------|
| Symbol | Characteristics | Test Conditions | C | | I | | M/B | | Unit |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| IIN | Input Leakage Current | VIN = 0V to VDD | -10 | +10 | -10 | +10 | -10 | +10 | µA |
| IOUT | Output Leakage Current | VIO = 0V to VDD, CE or OE = VIH, or WE = VIL | -10 | +10 | -10 | +10 | -10 | +10 | µA |
| ICC1 | Active Supply Current | CE = VIL, VIN = VIH or VIL, IOUT = 0mA, Cycle = 0 | | 160 | | 180 | | 200 | mA |
| ICC2 | Operating Supply Current | Cycle = min., Duty = 100% IOUT = 0mA | | 240 | | 260 | | 280 | mA |
| ISB1 | Full Standby Supply Current (CMOS) | CE ≥ VDD - 0.2V, VIN ≥ VDD - 0.2V or VIN ≤ 0.2V | | 0.48 | | 0.60 | | 1.10 | mA |
| ISB2 | Standby Current (TTL) | CE = VIH, Cycle = min. | | 8 | | 8 | | 8 | mA |
| ICCDR2 | Data Retention Supply Current | CE ≥ VDR - 0.2V, VDR = 2V | | 100 | | 200 | | 400 | µA |
| ICCDR3 | Data Retention Supply Current | CE ≥ VDR - 0.2V, VDR = 3V | | 120 | | 240 | | 440 | µA |
| VOL | Output Low Voltage | IOUT = 2.1mA | | 0.4 | | 0.4 | | 0.4 | V |
| VOH | Output High Voltage | IOUT = -1.0mA | 2.4 | | 2.4 | | 2.4 | | V |


| RECOMMENDED OPERATING RANGE ¹ | | | | | |
|--|--------------------|-------------------|------|----------------------|------|
| Symbol | Characteristic | Min. | Typ. | Max. | Unit |
| V _{DD} | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | Input HIGH Voltage | 2.2 | | V _{DD} +0.3 | V |
| V _{IL} | Input LOW Voltage | -0.5 ² | | 0.8 | V |

| CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz | | | | |
|--|-------------------|------|------|----------------------|
| Symbol | Parameter | Max. | Unit | Condition |
| C _{ADR} | Address Input | 45 | pF | V _{IN} = 0V |
| C _{CE} | Chip Enable | 20 | | |
| C _{WE} | Write Enable | 45 | | |
| C _{OE} | Output Enable | 40 | | |
| C _{I/O} | Data Input/Output | 50 | | |

| ABSOLUTE MAXIMUM RATINGS ³ | | | |
|---------------------------------------|------------------------|-------------------------------|------|
| Symbol | Parameter | Value | Unit |
| T _{STC} | Storage Temperature | -65 to +150 | °C |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| V _{DD} | Supply Voltage | -0.5 to +7.0 | V |
| V _{I/O} | Input/Output Voltage | -0.5 to V _{DD} + 0.5 | V |

| DC OUTPUT CHARACTERISTICS | | | | | |
|---------------------------|--------------|--------------------------|------|------|------|
| Symbol | Parameter | Conditions | Min. | Max. | Unit |
| V _{OH} | HIGH Voltage | I _{OH} = -1.0mA | 2.4 | - | V |
| V _{OL} | LOW Voltage | I _{OL} = 2.1mA | - | 0.4 | V |

| DATA RETENTION CHARACTERISTICS | | | | | | |
|--------------------------------|-------------------------------------|-------------------------------------|-----------------|------|------|------|
| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| V _{DR} | Data Retention Voltage | CE ≥ V _{DD} - 0.2V | 2.0 | 5.0 | 5.5 | V |
| t _{CDR} | Chip Disable to Data Retention Time | | 0 | | | ns |
| t _R | Recovery Time | t _{RC} = Read Cycle Timing | t _{RC} | | | ns |




| AC TEST CONDITIONS | |
|---------------------------------|------------|
| Input Pulse Levels | 0V to 3.0V |
| Input Pulse Rise and Fall Times | 5ns* |
| Input Timing Reference Levels | 1.5V |

* Transition measured from 0.8V and 2.2V.

| AC TEST CONDITIONS | | |
|--------------------|----------------|--|
| Load | C _L | Parameters Measured |
| 1 | 100pF | except t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{WLZ} , t _{OLZ} and t _{OHZ} |
| 2 | 5pF | t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{WLZ} , t _{OLZ} and t _{OHZ} |

Figure 1. Output Load




** Including Probe and Jig Capacitance.




| AC OPERATING CONDITIONS AND CHARACTERISTICS | | | | | | | | | | | | | |
|---|------------------|---|------|------|------|------|------|------|------|------|------|------|------|
| READ CYCLE: Over operating ranges | | | | | | | | | | | | | |
| No. | Symbol | Parameter | -35 | | -45 | | -55 | | -70 | | -85 | | Unit |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 1 | t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | 70 | | 85 | | ns |
| 2 | t _{AA} | Address Access Time | | 35 | | 45 | | 55 | | 70 | | 85 | ns |
| 3 | t _{CO} | Chip Enable to Output Valid | | 35 | | 45 | | 55 | | 70 | | 85 | ns |
| 4 | t _{OV} | Output Enable to Output Valid | | 20 | | 25 | | 35 | | 40 | | 50 | ns |
| 5 | t _{OH} | Output Hold from Address Change | 3 | | 3 | | 3 | | 3 | | 5 | | ns |
| 6 | t _{CLZ} | Chip Enable to Output in LOW-Z ^{4, 6} | 5 | | 5 | | 5 | | 5 | | 5 | | ns |
| 7 | t _{OLZ} | Output Enable to Output in LOW-Z ^{4, 6} | 5 | | 5 | | 5 | | 5 | | 5 | | ns |
| 8 | t _{CHZ} | Chip Enable to Output in HIGH-Z ^{4, 6} | | 15 | | 20 | | 25 | | 30 | | 35 | ns |
| 9 | t _{OHZ} | Output Enable to Output in HIGH-Z ^{4, 6} | | 15 | | 20 | | 25 | | 30 | | 35 | ns |
| WRITE CYCLE: Over operating ranges ⁷ | | | | | | | | | | | | | |
| 10 | t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | 70 | | 85 | | ns |
| 11 | t _{AW} | Address Valid to End of Write | 30 | | 40 | | 50 | | 65 | | 75 | | ns |
| 12 | t _{CW} | Chip Enable to End of Write | 30 | | 40 | | 50 | | 65 | | 75 | | ns |
| 13 | t _{DW} | Data Valid to End of Write | 20 | | 20 | | 25 | | 30 | | 35 | | ns |
| 14 | t _{DH} | Data Hold Time | 3 | | 0 | | 0 | | 0 | | 0 | | ns |
| 15 | t _{WP} | Write Pulse Width | 30 | | 40 | | 45 | | 55 | | 65 | | ns |
| 16 | t _{AS} | Address Set-up Time** | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| 17 | t _{AH} | Address Hold Time | 0 | | 5 | | 5 | | 5 | | 5 | | ns |
| 18 | t _{WHZ} | Write Enable to Output in HIGH-Z ^{4, 6} | | 15 | | 15 | | 20 | | 25 | | 30 | ns |
| 19 | t _{WLZ} | Write Enable to Output in LOW-Z ^{4, 6} | 5 | | 5 | | 5 | | 5 | | 5 | | ns |

| AC OPERATING CONDITIONS AND CHARACTERISTICS | | | | | | | | | | | |
|---|------------------|---|------|------|------|------|------|------|----|--|------|
| READ CYCLE: Over operating ranges | | | | | | | | | | | |
| No. | Symbol | Parameter | -100 | | -120 | | -150 | | | | Unit |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| 1 | t _{RC} | Read Cycle Time | 100 | | 120 | | 150 | | | | ns |
| 2 | t _{AA} | Address Access Time | | 100 | | 120 | | 150 | | | ns |
| 3 | t _{CO} | Chip Enable to Output Valid | | 100 | | 120 | | 150 | | | ns |
| 4 | t _{OV} | Output Enable to Output Valid | | 60 | | 70 | | 80 | | | ns |
| 5 | t _{OH} | Output Hold from Address Change | | 10 | | 10 | | 10 | | | ns |
| 6 | t _{CLZ} | Chip Enable to Output in LOW-Z ^{4, 6} | | 10 | | 10 | | 10 | | | ns |
| 7 | t _{OLZ} | Output Enable to Output in LOW-Z ^{4, 6} | | 5 | | 5 | | 5 | | | ns |
| 8 | t _{CHZ} | Chip Enable to Output in HIGH-Z ^{4, 6} | | | 45 | | 50 | | 55 | | ns |
| 9 | t _{OHZ} | Output Enable to Output in HIGH-Z ^{4, 6} | | | 35 | | 40 | | 50 | | ns |
| WRITE CYCLE: Over operating ranges ⁷ | | | | | | | | | | | |
| 10 | t _{WC} | Write Cycle Time | 100 | | 120 | | 150 | | | | ns |
| 11 | t _{AW} | Address Valid to End of Write | 90 | | 100 | | 120 | | | | ns |
| 12 | t _{CW} | Chip Enable to End of Write | 90 | | 100 | | 120 | | | | ns |
| 13 | t _{DW} | Data Valid to End of Write | 50 | | 55 | | 60 | | | | ns |
| 14 | t _{DH} | Data Hold Time | 0 | | 0 | | 0 | | | | ns |
| 15 | t _{WP} | Write Pulse Width | 70 | | 75 | | 80 | | | | ns |
| 16 | t _{AS} | Address Set-up Time** | 0 | | 0 | | 0 | | | | ns |
| 17 | t _{AH} | Address Hold Time | 5 | | 5 | | 5 | | | | ns |
| 18 | t _{WHZ} | Write Enable to Output in HIGH-Z ^{4, 6} | | | 35 | | 40 | | 45 | | ns |
| 19 | t _{WLZ} | Write Enable to Output in LOW-Z ^{4, 6} | 5 | | 5 | | 5 | | 5 | | ns |


** Valid for both Read and Write Cycles.





NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.




ORDERING INFORMATION

| | | | | | | |
|---------------|--------------------|---|--------------|--------------|-----|-------------------------------------|
| <u>DP</u> | <u>S8M656</u> | - | <u>XXX</u> | <u>X</u> | | |
| <u>PREFIX</u> | <u>DEVICE TYPE</u> | | <u>SPEED</u> | <u>GRADE</u> | | |
| | | | | | C | COMMERCIAL 0°C to +70°C |
| | | | | | I | INDUSTRIAL -40°C to +85°C |
| | | | | | M | MILITARY -55°C to +125°C |
| | | | | | B* | MIL-PROCESSED -55°C to +125°C |
| | | | | | 35 | 35ns |
| | | | | | 45 | 45ns |
| | | | | | 55 | 55ns |
| | | | | | 70 | 70ns |
| | | | | | 85 | 85ns |
| | | | | | 100 | 100ns |
| | | | | | 120 | 120ns |
| | | | | | 150 | 150ns |
| | | | | | | 16Kx16 CMOS SRAM 40-PIN CERAMIC DIP |

* B grade modules can be constructed with 883 devices.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772