

# 1M x 4 Static RAM

### **Features**

- · Low active power
  - 825 mW (max)
- · Low CMOS standby power
  - 44 mW (max)
- 2.0V data retention (400 μW at 2.0V retention)
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in non Pb-free 400 mil wide 32-pin SOJ package

### **Functional Description**

The CY7C1046BN is a high performance CMOS static RAM organized as 1,048,576 words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers.

You write to the device by taking Chip Enable  $(\overline{\text{CE}})$  and Write Enable  $(\overline{\text{WE}})$  inputs LOW. Data on the four IO pins  $(\text{IO}_0)$  through  $(\text{IO}_3)$  is then written into the location specified on the address pins  $(A_0)$  through  $(A_1)$ .

You read from the device by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

The four input and output pins ( $IO_0$  through  $IO_3$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or when the write operation is active ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1046BN is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.

### Logic Block Diagram **Pin Configuration** SOJ TOP VIEW 32 🗖 A<sub>19</sub> 31 🗖 A<sub>18</sub> 30 A<sub>17</sub> 29 🛮 A<sub>16</sub> INPUT BUFFER 28 🛮 A<sub>15</sub> 27 🗆 ŌĒ A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> A<sub>5</sub> A<sub>6</sub> A<sub>7</sub> A<sub>8</sub> A<sub>9</sub> **^ ^ ^ ^ ^ ^ ^** 10<sub>0</sub> $IO_0$ 26 I IO<sub>3</sub> ROW DECODER Vcc [ □ GŇD SENSE AMPS 24 🗖 V<sub>CC</sub> GND 9 IO <sub>1</sub> 23 102 IO<sub>1</sub> ☐ 10 ARRAY WE **□** 11 22 🛮 A<sub>14</sub> 10 2 A<sub>5</sub> 12 A<sub>6</sub> 13 21 🛘 A<sub>13</sub> 20 A<sub>12</sub> IO 3 19 🛮 A<sub>11</sub> 18 🛮 A<sub>10</sub> POWER COLUMN DECODER CE WE 1046B-1 1046B-2 OF

### **Selection Guide**

	7C1046BN-15
Maximum Access Time (ns)	15
Maximum Operating Current (mA)	150
Maximum CMOS Standby Current (mA)	8



### **Maximum Ratings**

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(in accordance with MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	4.5V-5.5V

## **Electrical Characteristics** Over the Operating Range

Parameter	Description Test Conditions		7C1046BN-15		
			Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	mA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled	-1	+1	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max$ , $f = f_{MAX} = 1/t_{RC}$		150	mA
I <sub>SB1</sub>	$ \begin{array}{ccc} \text{Automatic CE Power Down} & \text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{IH}, \ \text{V}_{IN} \geq \text{V}_{IH} \ \text{or} \\ \text{V}_{IN} \leq \text{V}_{IL}, \ f = f_{MAX} \end{array} $			20	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq \text{V}_{CC} - 0.3\text{V}, \\ &\text{V}_{IN} \geq \text{V}_{CC} - 0.3\text{V}, \text{ or V}_{IN} \leq 0.3\text{V}, \text{ f} = 0 \end{aligned}$		8	mA


### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	IO Capacitance	$V_{CC} = 5.0V$	6	pF

- 1.  $V_{IL}$  (min) = -2.0V for pulse durations of less than 20 ns.
- 2. T<sub>A</sub> is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT
167Ω
OUTPUT O \_\_\_\_\_\_\_O 1.73V

### Switching Characteristics (over the operating range)<sup>[4]</sup>

		7C104	6BN-15		
Parameter	Description	Min	Max	Unit	
READ CYCLE			1	•	
t <sub>power</sub>	V <sub>CC</sub> (typ) to the First Access <sup>[5]</sup>	1		μS	
t <sub>RC</sub>	Read Cycle Time	15		ns	
t <sub>AA</sub>	Address to Data Valid		15	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		15	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		7	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[7]</sup>	0		ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[6, 7]</sup>		7	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	3		ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[6, 7]</sup>		7	ns	
t <sub>PU</sub>	CE LOW to Power Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power Down		15	ns	

- 4. Test conditions are based on signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>CC</sub>(typ) initially before a Read or Write operation can be initiated.
- 6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- 7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.




## **Switching Characteristics** (over the operating range)<sup>[4]</sup> (continued)

		7C104	7C1046BN-15		
Parameter	Description	Min	Max	Unit	
WRITE CYCLE <sup>[8</sup>	9]		•	<del></del>	
t <sub>WC</sub>	Write Cycle Time	15		ns	
t <sub>SCE</sub>	CE LOW to Write End	10		ns	
t <sub>AW</sub>	Address Setup to Write End	10		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Setup to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	10		ns	
t <sub>SD</sub>	Data Setup to Write End	8		ns	
t <sub>HD</sub>	Data Hold from Write End			ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	3		ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[6, 7]</sup>		7	ns	

## Data Retention Characteristics (over the operating range)

Parameter	Description	Conditions <sup>[10]</sup>	Min	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current Com'l		$V_{CC} = V_{DR} = 2.0V$ ,		200	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		$\overline{CE} \ge V_{CC} - 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	200		μS	

### **Data Retention Waveform**




The internal memory write time is defined by the overlap of CELOW, and WELOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for write cycle 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

<sup>10.</sup> No input may exceed  $V_{\rm CC}$  + 0.5V.




## **Switching Waveforms**

## Read Cycle 1<sup>[11, 12]</sup>



# Read Cycle 2 (OE controlled)[12, 13]




- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 12.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 13. Address valid before or similar to  $\overline{\text{CE}}$  transition LOW.




## Switching Waveforms (continued)

# Write Cycle 1 (CE controlled)[14, 15]



## Write Cycle 2 (WE controlled, OE HIGH during write)[14, 15]



<sup>14.</sup> Data IO is high impedance if  $\overline{OE} = V_{IH}$ .


<sup>15.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.

<sup>16.</sup> During this period the IOs are in the output state and input signals must not be applied.



# Switching Waveforms (continued)

Write Cycle 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW)[15]




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C1046BN-15VC	51-85033	32-Pin (400-Mil) Molded SOJ	Commercial



## **Package Diagram**

### Figure 1. 32-pin (400-Mil) Molded SOJ, 51-85033



All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1046BN 1M x 4 Static RAM Document Number: 001-11924					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	610496	See ECN	NXR	New data sheet	