# Am79C02/03/031(A)



Dual Subscriber Line Audio Processing Circuit (DSLAC™) Devices

# **DISTINCTIVE CHARACTERISTICS**

#### Software programmable:

- SLIC impedance
- Transhybrid balance
- Transmit and receive gains
- Equalization
- Digital I/O pins
- Time Slot Assigner
- PCM transmit clock edge options
- Adaptive transhybrid balance filter (A suffix only)
- A-law or µ-law coding
- Dual PCM ports
  - Up to 8.192 MHz each (128 channels per port)
- 2.048 MHz or 4.096 MHz master clock
- Direct transformer drive
- Built-in test modes
- Low power CMOS
- Mixed mode (analog and digital) impedance scaling
- Performance characteristics guaranteed over 12 dB gain range

# **GENERAL DESCRIPTION**

The Am79C02/03/031(A) Dual Subscriber Line Audio Processing Circuit (DSLAC device) integrates the key functions of an analog linecard into a single high-performance, programmable dual codec/filter device. The DSLAC device is based on the proven design of the reliable Am7901A Subscriber Line Audio Processing Circuit (SLAC<sup>™</sup> device). The advanced architecture of the DSLAC device implements two independent channels and employs digital filters to allow software control of transmission, thus providing a cost effective solution for the analog to PCM function of a linecard.

The Am79C02/03/031(A) DSLAC device's advanced CMOS technology makes this an economical device that has both the functionality and the low power consumption needed in linecard designs to maximize linecard density at minimum cost. When used with two Legerity SLICs, the DSLAC device provides software configurable solutions to the BORSCHT function.

# (Legerity\_\_\_\_\_\_ TABLE OF CONTENTS

Distinctive Characteristics	. 3
General Description	. 3
Block Diagram	. 4
Ordering Information	. 5
Standard Products	. 5
Connection Diagrams	
Top View	. 6
Pin Descriptions	
Functional Description	. 8
Absolute Maximum Ratings	
Operating Ranges	
Commercial (C) Devices	
Electrical Characteristics over operating range unless otherwise noted	
Transmission Characteristics	
Attenuation Distortion	
Group Delay Distortion	
Variation of Gain with Input Level	
Total Distortion, Including Quantizing Distortion	
Discrimination against Out-of-Band Input Signals	
Discrimination against 12 kHz and 16 kHz Metering Signals	
Spurious Out-of-Band Signals at the Analog Output	
Överload Compression	
Switching Characteristics over operating range unless otherwise noted	
Microprocessor Interface	
PCM Interface	
Master Clock	
Switching Waveforms	
Input and Output Waveforms for AC Tests	
Master Clock Timing	
Microprocessor Interface (Input Mode)	
Microprocessor Interface (Output Mode)	
PCM Highway Timing for XE = 0 (Transmit on Negative PCLK Edge)	
PCM Highway Timing for XE = 1 (Transmit on Positive PCLK Edge)	
Operating the DSLAC Device	
Signal Processing	22
Command Description and Formats	
Summary of MPI Commands**	26
Command Structure	27
Programmable Filters	41
Detailed Description of DSLAC Device Coefficients	42
Adaptive B Filter Overview	42
Adaptive Filter Programming	43
User Test Modes	
A-Law and $\mu\text{-Law}$ Companding $\ldots$	
Applications	46
Controlling the SLIC	
	46
Calculating Coefficients with WinSLAC Software	
•	46


# (Legerity.


# LIST OF FIGURES

Figure 1	Attenuation Distortion (Single Ended)	12
Figure 2	Group Delay Distortion	12
Figure 3	Gain Tracking with Tone Input*	13
Figure 4	Total Distortion with Tone Input (Both Paths)	13
Figure 5	Discrimination against Out-of-Band Signals	14
Figure 6	Spurious Out-of-Band Signals	15
Figure 7	A/A Overload Compression	16
Figure 8	DSLAC Block Diagram	23
LES		

# LIST OF TABLES

Table 1	A-Law: Positive Input Values	. 44
Table 2	μ-Law: Positive Input Values	. 45






# **ORDERING INFORMATION**

# **Standard Products**

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations					
Am79C02					
Am79C03	AJC, JC				
Am79C031					


#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military–grade products.


#### Note:

\* Functionality of the device from  $0^{\circ}$ C to  $+70^{\circ}$ C is guaranteed by production testing. Performance from  $-40^{\circ}$ C to  $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.

erity.



## **Top View**



#### Notes:

1. Pin 1 is marked for orientation.

2. RSVD = Reserved pin; should not be connected externally to any signal or supply.

(Legerity,

# **PIN DESCRIPTIONS**

Pin Names	Туре	Description	
C1 <sub>1</sub> –C5 <sub>1</sub> , C1 <sub>2</sub> –C5 <sub>2</sub>	Inputs/Outputs	Control. The five SLIC control lines per channel are TTL compatible and bidirectional. They can be used to monitor or control the operation of a SLIC or any other device associated with the subscriber line. Lines C11–C51 are associated with Channel 1, and lines C12–C52 are associated with Channel 2. The C51 and C52 lines are available on the Am79C02(A) and Am79C031(A). C51 and C52 are output only on the Am79C031(A) and must be programmed as outputs.	
CHCLK	Output	SLIC Clock. This output provides a 256 kHz or 293 kHz, 50% duty cycle, TTL compatible clock for use by two SLICs. The CHCLK frequency is derived from MCLK and the phase relationship to MCLK is random. CHCLK is capable of driving two TTL inputs.	
CS2-CS1	Input	$\frac{Chip}{CS1}$ Select. The Chip Select inputs (active Low) enable the device to read or write control data. CS1 is for the Channel 1 microprocessor interface and $\overline{CS2}$ is for the Channel 2 microprocessor interface.	
DCLK	Input	Data Clock. The Data Clock input shifts data into and out of the microprocessor interface of the DSLAC device. The maximum clock rate is 4.096 MHz.	
DIN	Input	Data. Control data is serially written into the Am79C02(A) DSLAC device via the DIN pin with the most significant bit first. The Data Clock determines the data rate. DIN and DOUT may be strapped together to reduce the number of connections to the microprocessor.	
DIO	Input/Output	Data. Control data is serially written into and read out of the Am79C03(A) and Am79C031(A) DSLAC device via the DIO pin with the most significant bit first. The Data Clock determines the data rate. DIO is high impedance except when data is being transmitted from these DSLAC devices under control of CS1 or CS2. DIO replaces DIN and DOUT as found on the Am79C02(A).	
DOUT	Output	Data. Control data is serially read out of the Am79C02(A) DSLAC device via the DOUT pin with the most significant bit first. The Data Clock determines the data rate. DOUT is high impedance except when data is being transmitted from the DSLAC device under control of CS1 or CS2. DIN and DOUT may be strapped together to reduce the number of connections to the microprocessor.	
DRA, DRB	Inputs	PCM. The PCM data for Channels 1 and 2 is serially received on either the DRA or the DRB port during user programmed time slots. Eight bits are received with the most significant bit first. Data for each channel is received in 8-bit bursts every 125 $\mu$ s at the PCLK rate.	
DXA, DXB	Outputs	PCM. The Transmit PCM data from Channels 1 and 2 is sent serially through either the DXA or DXB port during user programmed time slots. Eight bits are transmitted with the most significant bit first. The output is available every 125 $\mu$ s and the data is shifted out in 8-bit bursts at the PCLK rate. DXA and DXB are high impedance between bursts and while the device is in the Inactive mode. DXB is not available on the 79C031(A).	
FS	Input	Frame Sync. The Frame Sync pulse is an 8 kHz signal that identifies the beginning of a system's PCM frame. The DSLAC device references individual time slots with respect to this input, which must be synchronized to PCLK.	
MCLK	Input	Master Clock. The Master Clock must be a 2.048 MHz or 4.096 MHz clock input for use by the digital signal processor.	
PCLK	Input	PCM Clock. The PCM clock determines the rate at which PCM data is serially shifted into or out of the PCM ports. PCLK is an integer multiple of the frame sync frequency. The maximum clock frequency is 8.192 MHz and the minimum clock frequency is 128 kHz.	
RST	Input	Reset. A logic Low signal to this pin resets the DSLAC device to its default state. (Am79C02(A) only.)	
TSCA, TSCB	Outputs	me Slot Control. The Time Slot Contro <u>l output</u> s are open drain (requiring pull-up resistors) a re normally <u>inactive</u> (high impedance). TSCA is active (Low) when PCM dat <u>a is out</u> put on th XA pin and TSCB is active (Low) when PCM data is output on the DXB pin. (TSCB is availa in the Am79C02 and Am79C03 only.)	
VIN <sub>1</sub> , VIN <sub>2</sub>	Inputs	Analog. The analog input is applied to the transmit path of the DSLAC device. The signal is sampled, digitally processed, and encoded for the PCM output. $VIN_1$ is the input for Channel 1 and $VIN_2$ is the input for Channel 2.	
VOUT <sub>1</sub> , VOUT <sub>2</sub>	Outputs	Analog. The received PCM data is digitally processed and converted to an analog signal at the VOUT pin. $VOUT_1$ is the output from Channel 1 and $VOUT_2$ is the output for Channel 2. These outputs can directly drive a transformer SLIC.	

# (Legerity,

#### Power supply for the Am79C02:

AGND <sub>1</sub>	Analog Ground (Channel 1)
AGND <sub>2</sub>	Analog Ground (Channel 2)
DGND <sub>1</sub>	Digital Ground (Channel 1)
DGND <sub>2</sub>	Digital Ground (Channel 2)
PGND	PCM I/O Ground
VCCA <sub>1</sub>	+5 V Analog Power Supply (Channel 1)
VCCA <sub>2</sub>	+5 V Analog Power Supply (Channel 2)
VCCD <sub>1</sub>	+5 V Digital Power Supply
	Internally connected to substrate
VCCD <sub>2</sub>	+5 V Digital Power Supply
	Internally connected to substrate
VCCP	+5 V PCM I/O Power Supply
	Internally connected to substrate
VEE <sub>1</sub>	–5 V Power Supply (Channel 1)
VEE <sub>2</sub>	–5 V Power Supply (Channel 2)
Power sup	ply for the Am79C03 and Am79C031:
AGND	Analog Ground
DGND	Digital Ground

- VCCA +5 V Analog Power Supply
- VCCD +5 V Digital Power Supply

Internally connected to substrate

- VEE<sub>1</sub> –5 V Power Supply (Channel 1)
- VEE<sub>2</sub> –5 V Power Supply (Channel 2)

The many separate power supply inputs are intended to provide for good power supply decoupling techniques. Note that all of the +5 V inputs should be connected to the same source, all of the ground inputs should be connected to the same source, and both of the -5 V inputs should be connected to the same source.

# FUNCTIONAL DESCRIPTION

The DSLAC device performs the codec/filter functions associated with the four-wire section of the subscriber line circuitry in a digital switch. These functions involve converting an analog voice signal into digital PCM samples and converting digital PCM samples back into an analog signal. During conversion, digital filters are used to bandlimit the voice signals.

Independent channels allow the DSLAC device to function as two SLAC devices. All of the digital filtering is performed in digital signal processors operating from either a 2.048 MHz or 4.096 MHz external clock. The A/D, D/A, and signal processing is separate for <u>each</u> channel and each channel has its own Chip Select (CS1 and CS2) to allow separate programming.

The user-programmable filters set the receive and transmit gain, perform the transhybrid balancing function, permit adjustment of the two-wire termination impedance, and provide equalization of the receive and transmit paths. All programmable digital filter coefficients can be calculated using the AmSLAC2 software. The PCM codes can be either 8-bit companded A-law or  $\mu$ -law. The PCM data is read and written to the PCM highway in user-programmable time slots at rates of 128 kHz to 8.192 MHz. The output hold time and the transmit clock edge can be selected for compatibility with other devices that can be connected to the PCM highway.

Four configurations of the DSLAC device are offered with the PCM interface described above. The Am79C02(A), the original version of the DSLAC device, is available in the 44-pin PLCC package. The Am79C03(A) and Am79C031(A) are reduced pin count versions obtained by consolidating a number of ground and power supply buses on chip, and eliminating the hardware reset function. The Am79C03(A) is available in 32-pin PLCC packages. The Am79C031(A) is available in a 32-pin PLCC package. The "A" version of both devices (e.g., Am79C02A) offers the adaptive transhybrid balance feature described in the Adaptive B Filter overview.



# ABSOLUTE MAXIMUM RATINGS

Storage temperature $\dots -60^{\circ}C \le T_A \le +125^{\circ}C$
Ambient operating temperature–40°C $\leq$ T_A $\leq$ +85°C
Ambient relative humidity5% to 100%
(noncondensing)
$V_{CCA}$ with respect to AGND –0.4 V to +7.0 V
$V_{CCD}$ with respect to DGND –0.4 V to +7.0 V
$V_{CCP}$ with respect to PGND –0.4 V to +7.0 V
$V_{EE}$ with respect to AGND +0.4 V to –7.0 V
$V_{\text{IN}}$ with respect to VCCA +0.4 V to –10.0 V
(V <sub>EE</sub> = -5 V)
$V_{\text{IN}}$ with respect to $V_{\text{EE}}$ 0.4 V to +10.0 V
(V <sub>CCA</sub> = +5 V)
Other pins with respect to $DGND_1 \ldots0.4 \; V$ to $V_{CC}$
Total combined C1–C5 current per channel:
Source from VCC 32 mA
Sink into DGND
Latch-up immunity (any pin) ±30 mA
Stragge above these listed under Absolute Maximum Datings

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

# **Commercial (C) Devices**

Analog supply+5.0 V ±5%
VCCA <sub>1</sub> , VCCA <sub>2</sub> , or VCCA
Digital supply
V <sub>CCP</sub> , VCCD <sub>1</sub> , VCCD <sub>2</sub> , or VCCD
Analog supply VEE <sub>1</sub> , VEE <sub>2</sub>
PGND, DGND <sub>1</sub> , DGND <sub>2</sub> , or DGND0 V
$AGND_1$ , $AGND_2$ , or $AGND$ ±50 mV
Ambient temperature $\ldots \ldots \ldots 0^{\circ}C \leq T_A \leq +70^{\circ}C^{\star}$
Ambient relative humidity15% to 85%

Operating Ranges define those limits between which the functionality of the device is guaranteed.

\* Functionality of the device from  $0^{\circ}$ C to  $+70^{\circ}$ C is guaranteed by production testing. Performance from  $-40^{\circ}$ C to  $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.



# **ELECTRICAL CHARACTERISTICS over operating range unless otherwise noted**

Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. Minimum and maximum specifications are over the temperature and supply voltage ranges shown in Operating Ranges.

Symbol	Parameter Descriptions	Min	Тур	Max	Unit	Note
V <sub>IL</sub>	Input Low voltage	-0.5		0.8		
V <sub>IH</sub>	Input High voltage	2.0		V <sub>CC</sub>	V	
١ <sub>IL</sub>	Input leakage current			±10	μA	
V <sub>OL</sub>	Output Low voltage $C1-C5 (I_{OL} = 6 \text{ mA})$ $\frac{C1-C5}{TSCA} (I_{OL} = 15 \text{ mA})$ $TSCA, TSCB (I_{OL} = 14 \text{ mA})$ Other digital outputs (I <sub>OL</sub> = 2 mA)			0.4 1.0 0.4 0.4	V	2 2 —
V <sub>OH</sub>	Output High voltage $C1-C5 (I_{OH} = 4 \text{ mA})$ $C1-C5 (I_{OH} = 10 \text{ mA})$ Other digital outputs ( $I_{OH} = 400 \text{ µA}$ )	$V_{CC} - 0.4$ $V_{CC} - 1.0$ 2.4				2 2 —
I <sub>OL</sub>	Output leakage current (HI-Z State)			±10	μA	
$V_{IR}$	Analog input voltage range $(AX = 0 dB)$ (AX = 6.02 dB)			±3.12 ±1.56	V	
V <sub>IOS</sub>	Offset voltage allowed on V <sub>IN</sub>			±160	mV	
$I_{ L}(V_{ L})$	Input leakage current on VIN			±10	μΑ	
Z <sub>IN</sub>	Analog input impedance 300 Hz to 3400 Hz	5			MΩ	
Z <sub>OUT</sub>	V <sub>OUT</sub> output impedance		1	10	Ω	
I <sub>OUT</sub>	V <sub>OUT</sub> output current (f < 3400 Hz)			±6.3	mA	1
V <sub>OR</sub>	$V_{OUT}$ voltage range (AR = 0 dB) (AR = 6.02 dB)			±3.12 ±1.56	V	
V <sub>OOS</sub>	V <sub>OUT</sub> offset voltage (AISN off)			±40	m\/	
V <sub>OOSA</sub>	V <sub>OUT</sub> offset voltage (AISN on)			±80	mV	3
LIN <sub>AISN</sub>	Linearity of AISN circuity (input = 0 dBm0)			±1⁄4	LSB	
PD	Power dissipationBoth channels active(MCLK, PCLK = 2.048 MHz) 1 channel activeBoth channels inactive		180 120 10	240 160 19	mW	4
PD	Power dissipationBoth channels active(MCLK, PCLK > 2.048 MHz) 1 channel activeBoth channels inactive		190 130 10	270 175 19	11100	
I <sub>CC</sub>	Total +5 V currentBoth channels active1 channel activeBoth channels inactive		24.0 18.0 2.5		mA	
I <sub>EE</sub>	Total –5 V currentBoth channels active1 channel activeBoth channels inactive		10.0 5.0 0.05			4
CI	Input capacitance (Digital)		15		pF	
CO	Output capacitance (Digital)		15		μr	
PSRR	Power supply rejection ratio (1.02 kHz, 100 mVrms, either supply or path, GX = GR = 0 dB)	40			dB	

#### Notes:

1. When the DSLAC device is in the Inactive mode, the analog output presents a 0 V output level through a ~3 k $\Omega$  resistor.

2. The C1–C5 outputs are resistive for less than a 1 V drop. Total current must not exceed absolute maximum ratings.

If there is an external DC path from V<sub>OUT</sub> to V<sub>IN</sub> with a gain of GDC and the AISN has a gain of h<sub>AISN</sub>, then the output offset is multiplied by 1/[1 – (h<sub>AISN</sub> • GDC)].

4. Power Dissipation in the Inactive mode is measured with all digital inputs at  $V_{IH} = V_{CC}$  and  $V_{IL} = V_{SS}$  and with no load connected to VOUT<sub>1</sub> or VOUT<sub>2</sub>.

, Legerity

#### **Transmission Characteristics**

The gain of the receive path is defined to be 0 dB when a 0 dBm0, 1014 Hz PCM sine wave input results in a nominal 1.55 Vrms for  $\mu$ -law or 1.56 Vrms for A-law analog output. The gain of the transmit path is 0 dB when a 1.55 Vrms for  $\mu$ -law or 1.56 Vrms for A-law, 1014 Hz sine wave analog input results in a level of 0 dBm0 at the digital output.

When relative levels (dBm0) are used in any of the following transmission specifications, the specification holds for any setting of the AX + GX gain from 0 to 12 dB and the AR + GR loss from 0 to 12 dB. Performance specification for settings of the AX + GX gain from 12 to 18 dB and the AR + GR loss from 12 to 18 dB is determined as the device is characterized.


Description		Test Conditions		Min	Тур	Max	Unit	Note
Gain accuracy D to A or A to D		0 dBm0, 1014 Hz 0 dB <  path gain  < 6 dB	25°C to 85°C 0°C –40°C	-0.20 -0.25 -0.35		+0.20 +0.25 +0.35		
Gain accuracy D to A or A to D		0 dBm0, 1014 Hz 6 dB <  path gain  < 12 dB	70°C to 85°C 25°C 0°C –40°C	-0.20 -0.25 -0.30 -0.35		+0.20 +0.25 +0.30 +0.35		1 1 
Gain accuracy analog to analog or digital to digital			25°C to 85°C 0°C –40°C	-0.20 -0.25 -0.35		+0.20 +0.25 +0.35	dB	
Attenuation distortion			300 Hz to 3400 Hz	-0.125		+0.125		2
Single frequency disto	ortion, A to D					-46		3
Single frequency disto	ortion, D to A	-6 dB < (GR + AR) < 0 dB -12 dB < (GR + AR) < -6 dB	-40°C to 85°C 70°C to 85°C 25°C 0°C -40°C			-46 -46 -45 -43 -40		3 3,4 3,4 3,4 3,4
Intermodulation distor	tion					-42 -56	dBr	5
Idle channel noise	Analog out Digital out	digital looped back digital input = 0 analog V <sub>IN</sub> = 0	weighted unweighted A-law µ-law A-law µ-law			-68 -55 -78 12 -68 19	dBm0p dBm0p dBm0p dBrnc0 dBm0p dBrnc0	6
Crosstalk same channel	TX to RX RX to TX	0 dBm0	300 Hz to 3400 Hz			-75 -75		
Crosstalk between channels	TX to TX TX to RX RX to TX RX to RX	0 dBm0	300 Hz to 3400 Hz			-76 -78 -76 -78		
Group delay PCLK ≥ PCLK ≤	≥ 1.53 MHz ≦ 1.03 MHz	B, X, R, and Z filters disabled				630 695	μs	7

#### Notes:

1. Legerity guarantees less than 0.1% of units fall into the last 0.05 dB of these specification numbers.


2. See Figure 1.

- 3. With f swept between 0 to 300 Hz and 3400 to 12 kHz, any generated output signals other than f are less than –28 dBm0. This specification is valid for either transmission path.
- 4. Legerity guarantees < 0.2% of units are above –46 dB. This relaxed specification applies to only the third harmonic.
- Intermodulation distortion specification for two signals of same level in the range of −4 dBm0 to −21 dBm0 does not produce 2 (f1 f2) component above specified level. 50 Hz IMD specified with 50 Hz signal at −23 dBm0 and signal between 300 Hz to 3400 Hz at −9 dBm0.
- 6. No single frequency component in the range above 3800 Hz may exceed a level of -55 dBm0.
- 7. The Group Delay specification is defined as the sum of the minimum values of the group delays for the transmit and the receive paths when the transmit and receive time slots are identical and the B, X, R, and Z filters are disabled. For PCLK frequencies between 1.03 MHz and 1.53 MHz, the group delay may vary from one cycle to the next. See Figure 2.



# **Group Delay Distortion**

For either transmission path, the group delay distortion is within the limits shown in Figure 2. The minimum value of the group delay is taken as the reference. The signal level should be 0 dBm0.



# Variation of Gain with Input Level

The gain deviation relative to the gain at -10 dBm0 is within the limits shown if Figure 3 for either transmission path when the input is a sine wave signal of frequency 1014 Hz.





Figure 3. Gain Tracking with Tone Input\*

### **Total Distortion, Including Quantizing Distortion**

The signal-to-total distortion exceeds the limits shown in Figure 4 for either transmission path when the input is a sine wave signal of frequency 1014 Hz.





Legerity\_


09875H-007




# **Discrimination against Out-of-Band Input Signals**

When an out-of-band sine wave signal with frequency f and level A is applied to the analog input, there may be frequency components below 4 kHz at the digital output, caused by the out-of-band signal. These components are at least the specified dB level below the level of a signal at the same output originating from a 1014 Hz sine wave signal with a level of A dBm0 also applied to the analog input. The minimum specifications are shown in Figure 5.

Frequency of Out-of-Band Signal	Amplitude of Out-of-Band Signal	Level below A
16.6 Hz < f < 45 Hz	$-25 \text{ dBm0} < \text{A} \le 0 \text{ dBm0}$	18 dB
45 Hz < f < 65 Hz	$-25 \text{ dBm0} < A \le 0 \text{ dBm0}$	25 dB
65 Hz < f < 100 Hz	–25 dBm0 < A ≤ 0 dBm0	10 dB
3400 Hz < f < 4600 Hz	-25 dBm0 < A $\leq$ 0 dBm0	see Figure 5
4600 Hz < f < 100 kHz	-25 dBm0 < A $\leq$ 0 dBm0	32 dB





Attenuation (dB) =  $14 - 14 \sin \frac{\pi (4000 - f)}{1200}$ 

#### Figure 5. Discrimination against Out-of-Band Signals



#### Discrimination against 12 kHz and 16 kHz Metering Signals

If the DSLAC device is used in a metering application where 12 kHz or 16 kHz tone bursts are injected onto the telephone line toward the subscriber, a portion of those tones also may appear at the  $V_{IN}$  terminal. These out-of-band signals may cause frequency components to appear below 4 kHz at the digital output. For a 12 kHz tone, the frequency components below 4 kHz are reduced from the input by at least 48 dB, and for 16 kHz tones, the components are reduced by more than 70 dB.

To avoid degradation of in-band transmission performance, the input levels of these out-of-band tones must be limited. The maximum allowable level is 100 mVrms at 12 kHz, and is 500 mVrms at 16 kHz. An external notch filter at the VIN pin of the DSLAC device, incorporated with the metering injection design, is effective in reducing these tone levels.

# Spurious Out-of-Band Signals at the Analog Output

With PCM code words representing a sine wave signal in the range of 300 Hz to 3400 Hz at a level of 0 dBm0 applied to the digital input, the level of the spurious outof-band signals at the analog output is less than the limits shown in the following table.

Level
–32 dBm0
-46 dBm0
–36 dBm0

With code words representing any sine wave signal in the range 3.4 kHz to 4.0 kHz at a level of 0 dBm0 applied to the digital input, the level of the signals at the analog output are below the limits in Figure 6. The amplitude of the spurious out-of-band signals between 3400 Hz and 4600 Hz is given by the formula:

A = -14 - 14 sin 
$$\frac{\pi(f - 4000)}{1200}$$
 dBm0





Figure 6. Spurious Out-of-Band Signals

# **Overload Compression**

Figure 7 shows the acceptable region of operation for input signal levels above the reference input power (0 dBm0). The conditions for this figure are: (1) 1 dB <  $GX \le 12$  dB; (2) –12 dB  $\le GR < -1$  dB; (3) PCM output connected to PCM input; and (4) measurement analog-to-analog.



09875H-011

Figure 7. A/A Overload Compression



# SWITCHING CHARACTERISTICS over operating range unless otherwise noted

# **Microprocessor Interface**

Min and max values are valid for all digital outputs with a 150 pF load, except C1–C5 with a 30 pF load. Pull-up resistors of 360  $\Omega$  are attached to TSCA and TSCB.

No.	Symbol	Parameter	Min	Тур	Max	Units			
1	t <sub>DCY</sub>	Data Clock Period	244						
2	t <sub>DCH</sub>	Data Clock High Pulse Width (Note 1)	97						
3	t <sub>DCL</sub>	Data Clock Low Pulse Width (Note 1)	97						
4	t <sub>DCR</sub>	Rise Time of Clock			25	ns			
5	t <sub>DCF</sub>	Fall Time of Clock			25	115			
6	t <sub>ICSS</sub>	Chip Select Setup Time, Input Mode	70		t <sub>DCY</sub> – 10	1			
7	t <sub>ICSH</sub>	Chip Select Hold Time, Input Mode	0		t <sub>DCH</sub> – 20				
8	t <sub>ICSL</sub>	Chip Select Pulse Width, Input Mode		8t <sub>DCY</sub>					
9	t <sub>ICSO</sub>	Chip Select Off Time, Input Mode (Note 7)		5		μs			
10	t <sub>IDS</sub>	Input Data Setup Time	30						
11	t <sub>IDH</sub>	Input Data Hold Time	30						
12	t <sub>OLH</sub>	SLIC Output Latch Valid	20		1000	ns			
13	tocss	Chip Select Setup Time, Output Mode	70		t <sub>DCY</sub> – 10	115			
14	t <sub>OCSH</sub>	Chip Select Hold Time, Output Mode	0		t <sub>DCH</sub> – 20				
15	t <sub>OCSL</sub>	Chip Select Pulse Width, Output Mode		8t <sub>DCY</sub>					
16	tocso	Chip Select Off Time, Output Mode (Note 7)		5		μs			
17	t <sub>ODD</sub>	Output Data Turn On Delay (Note 5)			50				
18	t <sub>ODH</sub>	Output Data Hold Time	0			ns			
19	t <sub>ODOF</sub>	Output Data Turn Off Delay 50							
20	t <sub>ODC</sub>	Output Data Valid	0		50				

## **PCM** Interface

PCLK not to exceed 4.096 MHz when PCM delay is used.

No.	Symbol	Parameter	Min	Тур	Max	Units
21	t <sub>PCY</sub>	PCM Clock Period (Note 2)	0.122		7.8125	μs
22	t <sub>PCH</sub>	PCM Clock High Pulse Width	48		3890	
23	t <sub>PCL</sub>	PCM Clock Low Pulse Width	48		3890	
24	t <sub>PCF</sub>	Fall Time of Clock			15	
25	t <sub>PCR</sub>	Rise Time of Clock			15	
26	t <sub>FSS</sub>	FS Setup Time	25		t <sub>PCY</sub> – 50	
27	t <sub>FSH</sub>	FS Hold Time	50			
28	t <sub>TSD</sub>	Delay to TSC Valid (with Programmable Delay) (Note 3)	5 30		80 150	
29	t <sub>TSO</sub>	Delay to TSC Off (with Programmable Delay) (Note 6)	5 30		80 150	ns
30	t <sub>DXD</sub>	PCM Data Output Delay (with Programmable Delay) (Note 4)	3 30		80 150	
31	t <sub>DXH</sub>	PCM Data Output Hold Time (with Programmable Delay) (Note 4)	5 30		80 150	
32	t <sub>DXZ</sub>	PCM Data Output Delay to HI-Z (with Programmable Delay) (Note 4)	5 30		80 150	
33	t <sub>DRS</sub>	PCM Data Input Setup Time	25			1
34	t <sub>DRH</sub>	PCM Data Input Hold Time	5			

# Master Clock

For 2.048 MHz ±100 ppm or 4.096 MHz ±100 ppm operation:


No.	Symbol	Parameter	Min	Тур	Max	Units
35	t <sub>MCY</sub>	Master Clock Period (2.048 MHz)	488.23	488.28	488.33	
		Master Clock Period (4.096 MHz)	244.11	244.14	244.17	
36	t <sub>MCR</sub>	Rise Time of Clock		15		
37	t <sub>MCF</sub>	Fall Time of Clock			15	
38	t <sub>MCH</sub>	MCLK High Pulse Width (2.048 MHz)	200			ns
		MCLK High Pulse Width (4.096 MHz)	80			
39	t <sub>MCL</sub>	MCLK Low Pulse Width (2.048 MHz)	200			
		MCLK Low Pulse Width (4.096 MHz)	80			

Notes:


- 1. DCLK may be stopped in the High or Low state indefinitely without loss of information. If  $\overline{CS}$  makes a transition to the Low state, the last byte received is interpreted by the Microprocessor Interface logic.
- The PCM clock (PCLK) frequency must be an integer multiple of the frame sync (FS) frequency and synchronous to the MCLK frequency. The actual PCLK rate is dependent on the number of channels allocated within a frame. The DSLAC supports 2– 128 channels. A PCLK of 1.544 MHz can be used for standard US transmission systems. The minimum clock frequency is 128 kHz.
- 3. TSC is delayed from FS by a typical value of  $N \bullet t_{PCY}$ , where N is the value stored in the time/clock-slot register.
- 4. There is a special conflict detection circuitry that prevents high-power dissipation from occurring when the DXA or DXB pins of two DSLAC devices are tied together and one DSLAC device starts to transmit before the other has gone into a high-impedance state.
- 5. The first data bit is enabled on the falling edge of  $\overline{CS}$  or on the falling edge of DCLK, whichever occurs last.
- 6.  $t_{TSO}$  is defined as the time at which the output achieves the open circuit condition.
- 7. The DSLAC device requires 40 cycles of the 8 MHz internal clock (5 μs) between SIO operations. If the MPI is being accessed while the MCLK input is not active, a Chip Select Off time of 20 μs is required.

# SWITCHING WAVEFORMS

#### Input and Output Waveforms for AC Tests



#### **Master Clock Timing**




09875H-013


09875H-012



# **Microprocessor Interface (Input Mode)**




# **Microprocessor Interface (Output Mode)**






# PCM Highway Timing for XE = 0 (Transmit on Negative PCLK Edge)



09875H-016



09875H-017

(Legerity,

**Note:** In this mode, the PCM transmit timing is compatible with other CODEC IC's.



# **Operating the DSLAC Device**

The following describes the operation of either channel of the DSLAC device. The description is valid for either Channel 1 or 2. VIN in this data sheet refers to either  $VIN_1$  or  $VIN_2$ , VOUT refers to either  $VOUT_1$  or  $VOUT_2$ , and CS refers to either CS1 or CS2.

#### Power-Up Sequence from $V_{CC} = 0 V$

The recommended power-up sequence is to apply:

- 1. Power supply grounds
- 2.  $V_{CC}/V_{EE}$
- 3. Signal connections
- 4. Hardware Reset (02 only)

The software initialization should then include:

- 1. Select MCLK (Command 6)
- 2. Software Reset (Command 2)
- 3. Program filter coefficients and other parameters
- 4. Activate (Command 5)

Software initialization of the DSLAC device should always follow any power-up or hardware reset.

Upon initial application of power, a minimum of 1 ms is needed before CS1 or CS2 may go Low and an MPI command initiated. If the power supply (VCCD<sub>1</sub> or VCCD<sub>2</sub>) falls below approximately 2.0 V, the device is reset and requires complete reprogramming with the above sequence. Bit 7 of the SLIC Direction Register reads back as a logical 1 to indicate that a power interruption has been detected. This bit is cleared when a software reset command is sent to the DSLAC device. The RST pin may be tied to +5 V if it is not needed in the system (Am79C02 only).

#### Active Mode

Each channel of the DSLAC device can operate in either the Active (operational) or Inactive (standby) mode. In the Active mode, the DSLAC device is able to transmit and receive PCM and analog information. This is the normal operating mode when a telephone call is in progress. The Activate command, Microprocessor Interface (MPI) Command 5, puts the device into this state. Bringing the DSLAC device into the Active mode is possible only through the MPI.

#### **Inactive Mode**

The DSLAC device is forced into the Inactive (standby) mode after a powerup, hardware or software reset, or is programmed into this mode by the Deactivate command (Command 1). Power is switched off from all non-essential circuitry, though the MPI remains active to receive new commands. The analog output is tied to ground through an approximate 3 k $\Omega$  resistor. All circuits, which contain programmed information, retain their data in the Inactive mode.

#### Reset State

An active Low, hardware Reset pin ( $\overline{RST}$ ) is available on the Am79C02, which resets the device to the following default state. (For the Am79C02, Am79C03, and Am79C031, when power is first applied, an internal power-up reset puts the device into the following default state.)

- 1. A-law is selected
- 2. B, X, R, and Z filters disabled; AISN gain is zero.
- 3. Digital (GX and GR) gain blocks are disabled, resulting in unity gain, and analog (AX and AR) gains are set to unity.
- 4. SLIC input/output direction is set to the Input mode.
- 5. Normal conditions are selected (see Command 4).
- 6. The B-filter Adaptive mode is turned off.
- 7. Both channels placed in Inactive (standby) mode.
- 8. Transmit time, receive time, and clock slots are set to zero.
- 9. DXA/DRA ports are selected for Channel 1.
- DXB/DRB ports are selected for Channel 2.
   Note: Must be reassigned to DXA/DRA for Am79C031.
- 11. MCLK is selected to be 4.096 MHz.
- 12. Transmit on the negative edge of PCLK. (XE = 0)
- 13. PCM Delay is inserted.

Reset states 1 to 7 are identical to those of the software reset (Command 2). The software reset command affects only those channels that have their CS asserted.

# Signal Processing

#### **Overview of Digital Filters**

Several of the blocks in the signal processing section are user programmable. These allow the user to optimize the performance of the DSLAC device for the system. Figure 8 shows the DSLAC device signal processing and indicates the programmable blocks.


The advantages of digital filters are:

- High reliability
- No drift with time or temperature
- Unit-to-unit repeatability
- Superior transmission performance

#### **Two-Wire Impedance Matching**

Two feedback paths on the DSLAC device modify the effective two-wire input impedance of the SLIC by providing programmable feedback from V<sub>IN</sub> to V<sub>OUT</sub>. The Analog Impedance Scaling Network (AISN) is a programmable analog gain of –0.9375 to +0.935 from V<sub>IN</sub> to V<sub>OUT</sub>. The Z filter is a programmable digital filter, also connecting V<sub>IN</sub> to V<sub>OUT</sub>.

egerity



#### **Distortion Correction and Equalization**

The DSLAC device contains programmable filters in the receive (R) and transmit (X) directions that may be programmed for line equalization and to correct any attenuation distortion caused by the Z filter.

#### **Transhybrid Balancing**

The DSLAC device's programmable B filter is used to adjust transhybrid balance. The filter has a single pole IIR section (BIIR) and an eight tap FIR section (BFIR), both operating at 16 kHz. The DSLAC device has an optional Adaptive mode for the B filter, which may be used to achieve optimum performance. The Echo Path Gain (EPG) and Error Level Threshold (ELT) registers contain values that determine the Adaptive mode performance.

#### **Gain Adjustment**

The DSLAC device's transmit path has two programmable gain blocks. Gain block AX is an analog gain of 0 dB or 6.02 dB, located immediately before the A/D converter. Gain block GX is a digital gain that is programmable to any gain from 0 dB to 12 dB with a worst-case step size of 0.3 dB for gain settings above 10 dB. The filters provide a net gain in the range of 0 dB to 18 dB.

The DSLAC device receive path has two programmable loss blocks. Loss block GR is a digital loss that is programmable from 0 dB to 12 dB with a worst-case step size of 0.1 dB. Loss block AR is an analog loss of 0 dB or 6.02 dB, located immediately after the D/A converter. This provides a net loss in the range of 0 dB to 18 dB.

#### **Transmit Signal Processing**

In the transmit path, the analog input signal is A/D converted, filtered, companded (A-law or  $\mu$ -law), and made available for output to the PCM highway. The signal processor contains an ALU, RAM, ROM, and control logic to implement the filter sections. The B, X, and GX

blocks are user-programmable digital filter sections with coefficients stored in the coefficient RAM while AX is an analog amplifier that can be programmed for 0 dB or 6.02 dB gain. The filters may be made transparent when not required in a system.

The decimator reduces the high input sampling rate to 16 kHz for input to the B, GX, and X filters. The X filter is a six tap FIR section, which is part of the frequency response correction network. The B filter operates on samples from the receive signal path in order to provide transhybrid balancing in the loop. The high-pass filter rejects low frequencies such as 50 or 60 Hz and may be disabled.

#### **Transmit PCM Interface**

The transmit PCM interface receives an 8-bit compressed code from the digital A-law/µ-law compressor. Transmit logic controls the transmission of data onto the PCM highway through output port selection and time/ clock slot control circuitry.

The frame sync (FS) pulse identifies the beginning of a transmit frame and all channels (time slots) are referenced to it. The logic contains user programmable Transmit Time Slot and Transmit Clock Slot registers.

The Time Slot register is 7 bits wide and allows up to 1288-bit channels (using a PCLK of 8.192 MHz) in each frame. This feature allows any clock frequency between 128 kHz and 8.192 MHz (2 to 128 channels) in a system. The Clock Slot register is 3 bits wide and may be programmed to offset the time slot assignment by 0 to 7 PCLK periods to eliminate any clock skew in the system. The data is transmitted in bytes with the most significant bit first.

An exception occurs when division of the PCLK frequency by 64 kHz produces a nonzero remainder, R (R =  $f_{PCLK}$  modulo 64 kHz, R > 0), and when the transmit clock slot is greater than R. In that case, the R-bit

# (Legerity,

fractional time slot after the last full time slot in the frame contains random information and has the TSC output turned on. For example, if the PCLK frequency is 1.544 MHz (R = 1) and the transmit clock slot is greater than 1, the 1-bit fractional time slot after the last full time slot in the frame contains random information, and the TSC output remains active during the fractional time slot. The data is transmitted in bytes, with the most significant bit first.

The PCM data may be user programmed for output onto either the DXA or DXB port. Correspondingly, either TSCA or TSCB is Low during transmission.

The DXA/DXB and TSCA/TSCB outputs can be programmed to change either on the negative or positive edge of PCLK. In the first case, an extra delay (PCM delay) in the timing of the DXA and DXB signals may be programmed to allow timing compatibility with other devices on the PCM highway.

#### **Receive Signal Processing**

In the receive path, the digital signal is expanded, filtered, converted to analog, and passed to the VOUT pin. The signal processor contains an ALU, RAM, ROM, and control logic to implement the filter sections. The Z, R, and GR blocks are user-programmable filter sections with their coefficients stored in the coefficient RAM, while AR is an analog amplifier that can be programmed for a 0 dB or 6.02 dB loss. The filters may be made transparent when not required in a system.

The low-pass filter band limits the signal. The R filter is a six tap FIR section operating at a 16 kHz sampling rate and is part of the frequency response correction network. The Analog Impedance Scaling Network (AISN) is a user-programmable gain block providing feedback from V<sub>IN</sub> to V<sub>OUT</sub> to emulate different ZSLIC impedances from a single external ZSLIC impedance. The Z filter provides feedback from the transmit signal path to the receive path and is used to modify the effective input impedance to the system. The interpolator increases the sampling rate prior to D/A conversion.

# **Receive PCM Interface**

The receive PCM interface logic controls the reception of data bytes from the PCM highway, transfers the data to the A-law/ $\mu$ -law expansion logic, and then passes the data to the receive path of the signal processor. The frame sync (FS) pulse identifies the beginning of a receive frame, and all channels (time slots) are referenced to it.

The logic contains user-programmable Receive Time Slot and Receive Clock Slot registers. The Time Slot register is 7 bits wide and allows up to 128 8-bit channels (using a PCLK of 8.192 MHz) in each frame. This feature allows any clock frequency between 128 kHz and 8.192 MHz (2 to 128 channels) in a system. The Clock Slot register is 3 bits wide and may be programmed to offset the time slot assignment by 0 to 7 PCLK periods to eliminate any clock skews in the system. An exception occurs when division of the PCLK frequency by 64 kHz produces a nonzero remainder, R ( $R = f_{PCLK}$  modulo 64 kHz, R > 0) and when the receive clock slot is greater than R. In that case, the last receive time slot in the frame is not usable. For example, if the PCLK frequency is 1.544 MHz (R = 1), the receive clock slot can be only 0 or 1 if the last time slot is to be used. The PCM data may be user programmed for input from either the DRA or DRB port.

### Analog Impedance Scaling Network (AISN)

The AISN is incorporated in the DSLAC device to scale the value of the external ZSLIC impedance. Scaling this external impedance with the AISN (along with the Z filter) allows matching of many different line conditions using a single impedance value. Linecards may be designed for many different specifications without any hardware changes.

The AISN is a programmable gain that is connected across the DSLAC device input from V<sub>IN</sub> to V<sub>OUT</sub>. The gain can be varied from -0.9375 to +0.9375 in 31 steps of 0.0625. The AISN gain is given by the following equation:

 $h_{AISN} = 0.0625[(A2^4 + B2^3 + C2^2 + D2^1 + E2^0) - 16]$ 

where A, B, C, D, and E = 1 or 0.

The AISN gain is used to alter the input impedance of the DSLAC device from the SLIC as given by:

$$Z_{IN} = Z_{SL} \frac{(1 - G_{44}h_{AISN})}{(1 - G_{440}h_{AISN})}$$

where  $G_{440}$  (defined as  $G_{24} G_{42} + G_{44}$ ) is the echo gain into an open circuit and  $G_{44}$  is the echo gain into a short circuit.

There are two special cases to the formula for  $h_{AISN}$ : 1) value of ABCDE = 00000 specifies a gain of 0 (or cutoff), and 2) a value of ABCDE = 10000 is a special case where the AISN circuitry is disabled and the V<sub>OUT</sub> pad is connected internally to V<sub>IN</sub> with a gain of 0 dB. This allows a digital-to-digital Loopback mode wherein a digital PCM input signal is completely processed through the receive section all the way to the VOUT pin. The signal then is connected internally to V<sub>IN</sub> where it is processed through the transmit section and output as digital PCM data.

#### Speech Coding

The A/D and D/A conversion follows either the A-law or the  $\mu$ -law as they are defined in CCITT Rec. G.711. A-law or  $\mu$ -law operation is programmed using MPI Command 19. Alternate bit inversion is performed as part of the A-law coding.

, Legerity

# **Command Description and Formats**

#### Microprocessor Interface Description

A microprocessor may be used to program the DSLAC device and control its operation using the Microprocessor Interface (MPI). Data programmed previously may be read out for verification. For each channel, commands are provided to assign values to the following parameters.

- Transmit time slot
- Receive time slot
- Transmit clock slot
- Receive clock slot
- Transmit gain
- Receive loss
- B-filter coefficients
- X-filter coefficients
- R-filter coefficients
- Z-filter coefficients
- Adaptive B filter parameters
- AISN coefficient
- Read/Write SLIC Input/Output
- Select A-law or µ-law code
- Select Transmit PCM Port A or B
- Select Transmit PCM clock edge
- Select Transmit PCM delay
- Select Receive PCM Port A or B
- Enable/disable B filter
- Enable/disable Z filter
- Enable/disable X filter
- Enable/disable R filter
- Enable/disable GX filter
- Enable/disable GR filter
- Enable/disable AX amplifier
- Enable/disable AR amplifier
- Enable/disable adaptive B filter
- Select test modes
- Select Active or Inactive (standby) mode

The following description of the MPI is valid for either Channel 1 or 2. Whenever CS is specified, it refers to either CS1 or CS2. If desired, both channels may be programmed simultaneously with identical information by activating CS1 and CS2 at the same time. Commands that affect both channels simultaneously are noted as such.

The MPI consists of serial data input (DIN or DIO), output (DOUT or DIO), data clock (DCLK), and a separate chip select (CS1 and CS2) input for each channel. The serial input consists of 8-bit command words that may be followed with additional bytes of input data or may be followed by the DSLAC device sending out bytes of data. All data input and output is MSB (D7) first and LSB (D0) last. All data bytes are read or written one at a time, with CS going High for at least the minimum off period before the next byte is read or written.

All commands that require additional input data to the device must have the input data as the next N words written into the device (for example, framed by the next N transitions of CS). All commands that are followed by output data causes the device to output data for the next N transitions of CS going Low. The DSLAC device does not accept any input commands until all the data is shifted out. Unused bits in the data bytes are read out as zeros.

A command sequence to one channel must be finished before a command can be sent to the channel. The NOP Command 2 is recommended to follow any set of commands to the DSLAC device. The NOP is executed in the event of any anamolous  $\overline{CS}$  assertion.

An MPI cycle is defined by transitions of  $\overline{CS}$  and DCLK. If the  $\overline{CS}$  lines are held in the High state between accesses, the DCLK may run continuously with no change to the internal control data. Using this method, the same DCLK may be run to a number of DSLAC devices and the individual  $\overline{CS}$  lines selects the appropriate device to access. Between command sequences, DCLK can stay in the High state indefinitely with no loss of internal control information regardless of any transitions on the CS lines. Between bytes of a multibyte read or write command sequence, DCLK also can stay in the High state indefinitely; however, each low-going transition of the CS line still advances the byte counter. DCLK can stay in the Low state indefinitely with no loss of internal control information, provided the  $\overline{CS}$  lines remain at a high level.

Legerity\_

# Summary of MPI Commands\*\*

C#	Hex	Description
1.	00	Deactivate (Standby mode)
2.	02	Reset
3.	06	No Operation
4.	08	Reset to Normal Conditions
5.	0E	Activate
6.	1*	MCLK Selection
7.	40	Write TX Time Slot & PCM Highway
8.	41	Read TX Time Slot & PCM Highway
9.	42	Write RX Time Slot & PCM Highway
10.	43	Read RX Time Slot & PCM Highway
11.	44	Write RX & TX Clock Slot and TX Edge
12.	45	Read RX & TX Clock Slot and TX Edge
13.	50	Write AISN, PCM delay, Analog Gains
14.	51	Read AISN, PCM delay, Analog Gains
15.	52	Write SLIC Input/Output Register
16.	53	Read SLIC Input/Output Register
17.	54	Write SLIC Input/Output Direction
18.	55	Read SLIC I/O Direction, Power Interrupt Bit, and Channel Status Bit
19.	60	Write Operating Functions
20.	61	Read Operating Functions
21.	70	Write Operating Conditions
22.	71	Read Operating Conditions
23.	73	Read Revision Code Number

C#	Hex	Description
24.	80	Write GX Filter Coefficients
25.	81	Read GX Filter Coefficients
26.	82	Write GR Filter Coefficients
27.	83	Read GR Filter Coefficients
28.	84	Write Z Filter Coefficients
29.	85	Read Z Filter Coefficients
30.	86	Write B Filter Coefficients
31.	87	Read B Filter Coefficients
32.	88	Write X Filter Coefficients
33.	89	Read X Filter Coefficients
34.	8A	Write R Filter Coefficients
35.	8B	Read R Filter Coefficients
36.	8C	Write Echo Path Gain
37.	8D	Read Echo Path Gain
38.	8E	Write Error Level Threshold
39.	8F	Read Error Level Threshold
40.	92	Write GZ Filter Coefficient
41.	93	Read GZ Filter Coefficient
42.	90	Write Adaptive B Filter Control
43.	91	Read Adaptive B Filter Control
44.	64	Write Operating Functions II
45.	65	Read Operating Functions II

#### Notes:

- 1. \*Code changes with function.
- 2. \*\*All codes not listed are reserved by Legerity and should not be used.

# **COMMAND STRUCTURE**

This section describes in detail each of the MPI commands. Each of the commands is shown along with the format of any additional data bytes that follow. For details of the filter coefficients of the for  $C_{xy}m_{xy}$ , please refer to the *Description of Coefficients* section.

#### 1. Deactivate (Standby State)

(00h)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	0	0	0	0	0

During the Inactive state (of one or more channels):

- a) All of the programmed information is retained.
- b) The Microprocessor Interface (MPI) remains active.
- c) The PCM outputs are in high impedance and the PCM inputs are disabled.
- d) The analog output is tied to 2.1 V through an internal resistor (~3 k $\Omega$ ).

#### 2. Software Reset

(02h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	0	0	0	1	0

The software reset state of the device is:

- a) The channel is placed in the Inactive (standby) mode.
- b) GX, GR, X, R, B, and Z filters are disabled with coefficients retained.
- c) AX and AR are set to unity and AISN gain is set to 0.
- d) The Adaptive B feature is disabled.
- e) A-law is selected.
- f) All SLIC I/O lines are configured as inputs.
- g) Normal conditions are selected (see Command 4).

#### 3. No Operation

(06h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	0	0	1	1	0

#### 4. Reset to Normal Conditions

(08h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	0	1	0	0	0

Reset to Normal Conditions performs the following operations:

- a) Does not insert 6 dB loss in receive path.
- b) Receive and transmit paths are not cutoff.
- c) High-pass filter is enabled.
- d) Test modes are turned off.

#### 5. Activate (Operational State)

(0Eh)

	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	0	1	1	1	0

This command places the device in the Active mode. No valid PCM data is transmitted until after the second FS pulse is received following the execution of the Activate command.

Legerity

### 6. MCLK Selection

#### (10h/12h)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	0	0	1	0	0	A	0

MCLK may be selected to operate from a 2.048 MHz or 4.096 MHz external clock. MCLK selection on either channel affects both channels.

A = 0:	2.048 MHz
A = 1:	4.096 MHz

#### 7. Write Transmit Time Slot and PCM Highway Selection

(40h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	0	0	0
Output Data	PCM	TS	TS	TS	TS	TS	TS	TS

PCM = 0:	
PCM = 1:	
TS:	

Highway A	
Highway B	

Time slot number 0 to 127

The PCM Highway B is not available on the Am79C031(A). The Transmit section of both channels must not be set to the same time slot on the same output port simultaneously.

#### 8. Read Transmit Time Slot and PCM Highway Selection

(41h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	0	0	1
Output Data	PCM	TS	TS	TS	TS	TS	TS	TS

#### 9. Write Receive Time Slot and PCM Highway Selection

(42h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	0	1	0
Output Data	PCM	TS	TS	TS	TS	TS	TS	TS
PCM = 0:	Highway	A						

<b>DOI</b> 1 /	
PCM = 1:	Highway B
TS:	Time slot nu

Time slot number 0 to 127

The PCM Highway B is not available on the Am79C031(A).

#### 10. Read Receive Time Slot and PCM Highway Selection

(43h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	0	1	1
Output Data	PCM	TS	TS	TS	TS	TS	TS	TS

Legerity

#### 11. Write Transmit Clock Slot, Receive Clock Slot, and Transmit Clock Edge

(44h)

	D <sub>7</sub>	$D_6$	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	1	0	0
Input Data	RSVD	XE	RCS	RCS	RCS	TCS	TCS	TCS

TCS: Transmit Clock Slot number 0–7

RCS: Receive Clock Slot number 0–7

XE=0 Transmit on negative edge of PCLK

XE = 1 Transmit on positive edge of PCLK

RSVD: Reserved. Always write as 0, but 0 is not guaranteed when read.

**Note:** XE = 1 should not be programmed unless the PCM delay is removed (i.e., PCD = 1). The XE bit is set for both channels when written to either channel. If XE = 1, the maximum PCM clock rate becomes 4.096 MHz.

#### 12. Read Transmit Clock Slot, Receive Clock Slot, and Transmit Clock Edge

(45h)

	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	0	0	1	0	1
Output Data	RSVD	XE	RCS	RCS	RCS	TCS	TCS	TCS

RSVD: Reserved. Always write as 0, but 0 is not guaranteed when read.

#### 13. Write AISN, PCM Delay, and Analog Gains

(50h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	0	0	0
Input Data	PCD	AX	AR	Α	В	С	D	E

PCM Delay:

PCD = 0\* PCD = 1 Delay inserted (SLAC device compatible) Delay removed (high speed)

Transmit Analog Gain:

$AX = 0^*$	0 dB gain
AX = 1	6.02 dB gain

Receive Analog Loss:

AR = 0*	0 dB loss
AR = 1	6.02 dB loss

AISN coefficient: A, B, C, D, E

The Analog Impedance Scaling Network (AISN) gain can be varied from -0.9375 to 0.9375 in multiples of 0.0625. The gain coefficient is decoded using the following equation:

$$h_{AISN} = 0.0625[(A \bullet 2^4 + B \bullet 2^3 + C \bullet 2^2 + D \bullet 2^1 + E \bullet 2^0) - 16]$$

where  $h_{AISN}$  is the gain of the AISN and A, B, C, D, and E = 0 or 1. A value of ABCDE = 10000 implements a special digital Loopback mode, and a value of ABCDE = 00000 indicates a gain of 0 (cutoff).

\* Power-up default value.

**Note:** Maximum PCLK frequency with PCM delay inserted (PCD = 0) is: 4.096 MHz.

#### 14. Read AISN, PCM Delay, and Analog Gains

(51h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	0	0	1
Output Data	PCD	AX	AR	Α	В	С	D	Е

#### 15. Write SLIC Output Register

(52h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	0	1	0
Input Data	RSVD	RSVD	RSVD	C5	C4	C3	C2	C1

C1 through C5 are set to 1 or 0. The data appears latched on the C1 through C5 SLIC I/O pins, provided they are set in the Output mode (see Command 17). The data sent to any of the pins set to the Input mode are latched, but do not appear at the pins.

RSVD Reserved. Always write as 0, but 0 is not guaranteed when read.

#### 16. Read SLIC Pins

(53h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	0	1	1
Output Data	RSVD	RSVD	RSVD	C5	C4	C3	C2	C1

The logic state of pins C1 through C5 is read regardless of the direction programmed into the Input/Output register.

#### 17. Write SLIC Input/Output Direction

(54h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	1	0	0
Input Data	RSVD	RSVD	RSVD	C5	C4	C3	C2	C1

Pins C1x through C5x are set to input or output modes individually. Pins C51 and C52 are not available on the Am79C03(A). C51 and C52 pins are output only on the Am79C031(A) and must be programmed as outputs with this command. All unused SLIC I/O pins should be programmed as outputs to reduce power consumption.

Data bit A sets pins C51 or C52. Data bit B sets pins C41 or C42. Data bit C sets pins C31 or C32. Data bit D sets pins C21 or C22. Data bit E sets pins C11 or C12. Data bit = 0; Pin mode = Input.\* Data bit = 1; Pin mode = Output.

RSVD Reserved. Always write as 0, but 0 is not guaranteed when read.

\* Power up default value

Legerity.

#### 18. Read SLIC Input/Output Direction, Channel Status Bit, and Power Interrupt Bit

(55h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	0	1	0	1	0	1
Output Data	PI	CSTAT	RSVD	А	В	С	D	E

Power Interruption

PI = 0	There has not been a power interruption since the last software
	reset command.
PI = 1	A power interruption has been previously detected requiring the

A power interruption has been previously detected requiring the DSLAC device to be completely reprogrammed. This bit is cleared by issuing a software reset command.

**Channel Status** 

CSTAT = 0	Channel is inactive (Standby mode).
CSTAT = 1	Channel is active.

egerity,

#### **19. Write Operating Functions**

(60h)

		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Comma	nd	0	1	1	0	0	0	0	0
Input Da	ata	ABF	A/µ	EGR	EGX	EX	ER	EZ	EB
Adaptive	B Filter								
	ABF = 0* PCD = 1	B filter N B filter A			е				
A-law/µ-	law								
	A/m = 0* A/m = 1	A-law co µ-law co							
GR Filter	r								
	EGR = 0* EGR = 1	GR filter GR filter							
GX Filter									
	EGX = 0* EGX = 1	GX filter GX filter							
X Filter									
	EX = 0* EX = 1	X filter d X filter e							
R Filter									
	ER = 0* ER = 1	R filter d R filter e							
Z Filter									
	EZ = 0* EZ = 1	Z filter d Z filter e							
B Filter									
	EB = 0* EB = 1	B filter d B filter e							
* Power	up default value.								

Power up default value.

Note: The enable adaptive B filter command only is effective when used with the enable B filter command.

# 20. Read Operating Functions

(61h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	0	0	0	0	1
Input Data	ABF	A/µ	EGR	EGX	EX	ER	EZ	EB

(Legerity,

#### 21. Write Operating Conditions

(70h)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	1	0	0	0	0
Input Data	CTP	CRP	HPF	RG	ALB	TLB	RSVD	RSVD

Cut off Transmit Path

	CTP = 0* CTP = 1	Transmit path connected Transmit path cut off (see note)
Cut off R	eceive Path	
	CRP = 0* CRP = 1	Receive path connected Receive path cut off
High-Pas	s Filter	
	HPF = 0* HPF = 1	High-pass filter enabled High-pass filter disabled
Receive	Path Gain	
	RG = 0* RG = 1	6 dB loss not inserted 6 dB loss inserted
Analog L	oopback	
	ALB = 0* ALB = 1	Analog loopback disabled Analog loopback enabled
TSA Loo	pback	
	TLB = 0* TLB = 1	TSA loopback disabled TSA loopback enabled
	Peneryad Alwaya	write on 0 but 0 is not guarantee

RSVD = Reserved. Always write as 0, but 0 is not guaranteed when read.

\* Power up default value.

**Note:** The B Filter still is connected across the PCM highway during Receive Cut off. Accompany Receive Cut off with a B Filter disable command.

#### 22. Read Operating Conditions

(71h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	1	0	0	0	1
Output Data	CTP	CRP	HPF	RG	ALB	TLB	RSVD	RSVD

#### 23. Read Revision Code Number

(73h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	1	0	0	1	1
Output Data	#	#	#	#	#	#	#	#

This command returns an 8-bit number describing the revision number of the DSLAC device. It can be read on either channel.

egerity.

#### 24. Write GX Filter Coefficients

(80h)

	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	0	0	0
Input Data Byte 1	C40		m40 C30 n				m30	
Input Data Byte 2	C20	m20			C10		m10	

The coefficient for the GX filter is defined as:

$$\mathbf{H}_{\text{GX}} = 1 + (\text{C10} \bullet 2^{-m10} \{ 1 + \text{C20} \bullet 2^{-m20} [1 + \text{C30} \bullet 2^{-m30} (1 + \text{C40} \bullet 2^{-m40})] \})$$

#### 25. Read GX Filter Coefficients

(81h)

	D <sub>7</sub>	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	0	0	1
Output Data Byte 1	C40		m40		C30			
Output Data Byte 2	C20		m20		C10	m10		

#### 26. Write GR Filter Coefficients

(82h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	0	1	0
Input Data Byte 1	C40		m40 C30 m30				m30	
Input Data Byte 2	C20		m20		C10		m10	

The coefficient for the GR filter is defined as:

$$H_{GR} = C10 \bullet 2^{-m10} \{ 1 + C20 \bullet 2^{-m20} [1 + C30 \bullet 2^{-m30} (1 + C40 \bullet 2^{-m40})] \}$$

#### 27. Read GR Filter Coefficients

(83h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	0	1	1
Output Data Byte 1	C40		m40 C30 m30				m30	
Output Data Byte 2	C20		m20		C10		m10	

#### 28. Write Z Filter Coefficients

# (84h)

	D <sub>7</sub>	$D_6$	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Command	1	0	0	0	0	1	0	0	
Input Data Byte 1	C45		m45		C35		m35		
Input Data Byte 2	C25		m25		C15		m15		
Input Data Byte 3	C40	m40			C30		m30		
Input Data Byte 4	C20	m20			C10	m10			
Input Data Byte 5	C41		m41		C31	m31			
Input Data Byte 6	C21		m21		C11				
Input Data Byte 7	C42		m42		C32				
Input Data Byte 8	C22		m22		C12		m12		
Input Data Byte 9	C43		m43		C33		m33		
Input Data Byte 10	C23		m23		C13		m13		
Input Data Byte 11	C44		m44		C34		m34		
Input Data Byte 12	C24		m24		C14	m14			
Input Data Byte 13	C46		m46		C36		m36		
Input Data Byte 14	C26		m26		C16		m31 m11 m32 m12 m33 m13 m34 m14		

The Z-transform equation for the Z filter is defined as:

$$H_{z}(z) = Z_{0} + Z_{1}z^{-1} + Z_{2}z^{-2} + Z_{3}z^{-3} + Z_{4}z^{-4} + \frac{Z_{5}}{1 - Z_{6}z^{-1}}$$

The coefficients are defined as:

$$Z_{i} = Cli \bullet 2^{-m1i} \{ 1 + C2i \bullet 2^{-m2i} [ 1 + C3i \bullet 2^{-m3i} (1 + C4i \bullet 2^{-m4i}) ] \}$$
  
for i = 0, 1, 2, 3, 4, 5, 6.

#### 29. Read Z Filter Coefficients

(85h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	1	0	1
Output Data Byte 1	C45		m45		C35		m35	
Output Data Byte 2	C25		m25		C15			
Output Data Byte 3	C40		m40		C30	m30		
Output Data Byte 4	C20		m20		C10	m10		
Output Data Byte 5	C41		m41		C31			
Output Data Byte 6	C21		m21		C11	m11		
Output Data Byte 7	C42	m42			C32	m32		
Output Data Byte 8	C22		m22		C12		m12	
Output Data Byte 9	C43		m43		C33		m33	
Output Data Byte 10	C23		m23		C13		m13	
Output Data Byte 11	C44		m44		C34	m34		
Output Data Byte 12	C24	m24			C14	m14		
Output Data Byte 13	C46		m46		C36 m36			
Output Data Byte 14	C26		m26		C16		m16	

Legerity.

#### 30. Write B Filter Coefficients

(86h)

	D <sub>7</sub>	$D_6$	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	1	1	0
Input Data Byte 1	C30		m30		C20		m20	
Input Data Byte 2	C10		m10		C31		m31	
Input Data Byte 3	C21		m21		C11		m11	
Input Data Byte 4	C32	m32			C22	m22		
Input Data Byte 5	C12		m12		C33	m33		
Input Data Byte 6	C23		m23		C13			
Input Data Byte 7	C34		m34		C24			
Input Data Byte 8	C14		m14		C35	m35		
Input Data Byte 9	C25		m25		C15		m15	
Input Data Byte 10	C36		m36		C26		m26	
Input Data Byte 11	C16		m16		C37		m37	
Input Data Byte 12	C27		m27		C17	m17		
Input Data Byte 13	C48		m48		C38		m38	
Input Data Byte 14	C28		m28		C18	m31 m11 m22 m33 m13 m24 m35 m15 m26 m37 m17		

The Z-transform equation for the B filter is defined as:

$$H_{B}(z) = B_{0} + B_{1}z^{-1} + B_{2}z^{-2} + B_{3}z^{-3} + B_{4}z^{-4} + B_{5}z^{-5} + B_{6}z^{-6} + \frac{B_{7}z^{-7}}{1 - B_{8}z^{-1}}$$

7

The coefficients for the FIR B section and the gain of the IIR B section are defined as:

$$B_{i} = Cli \bullet 2^{-m1i} [1 + C2i \bullet 2^{-m2i} (1 + C3i \bullet 2^{-m3i})]$$

The feedback coefficient of the IIR B section is defined as:

$$B_8 = C18 \bullet 2^{-m18} \{ 1 + C28 \bullet 2^{-m28} [ 1 + C38 \bullet 2^{-m38} (1 + C48 \bullet 2^{-m48}) ] \}$$

Warning: Not all B filter coefficients are "valid" to initiate adaptive balance. One valid coefficient is set as: 2A F2 AF 2A F2 AF 2A F2 AF 2A F2 AF 0A 80, which corresponds to all FIR coefficients (B0–B7) equal to zero, and the IIR denomination coefficient (B8) equal to 1/2. Other valid coefficients that may reduce the time to convergence of the algorithm may be obtained by reading back the registers after adaptive balance has been run (see Command 31).

#### **31. Read B Filter Coefficients**

## (87h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	0	1	1	1
Output Data Byte 1	C30		m30		C20		m20	
Output Data Byte 2	C10		m10		C31			
Output Data Byte 3	C21		m21		C11			
Output Data Byte 4	C32		m32		C22			
Output Data Byte 5	C12		m12		C33			
Output Data Byte 6	C23		m23		C13			
Output Data Byte 7	C34		m34		C24			
Output Data Byte 8	C14		m14		C35		m35	
Output Data Byte 9	C25		m25		C15		m15	
Output Data Byte 10	C36		m36		C26		m26	
Output Data Byte 11	C16		m16		C37	m37		
Output Data Byte 12	C27	m27 C17 m17						
Output Data Byte 13	C48		m48		C38	m38		
Output Data Byte 14	C28		m28		C18		m18	

## 32. Write X Filter Coefficients

(88h)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	0	0	0
Input Data Byte 1	C40		m40		C30			
Input Data Byte 2	C20		m20		C10			
Input Data Byte 3	C41		m41		C31			
Input Data Byte 4	C21		m21		C11			
Input Data Byte 5	C42		m42		C32			
Input Data Byte 6	C22		m22		C12			
Input Data Byte 7	C43		m43		C33		m33	
Input Data Byte 8	C23		m23		C13		m13	
Input Data Byte 9	C44		m44		C34		m34	
Input Data Byte 10	C24	m24 C14 m14						
Input Data Byte 11	C45		m45		C35			
Input Data Byte 12	C25		m25		C15		m15	

The Z-transform equation for the X filter is defined as:

$$H_x(z) = X_0 + X_1 z^{-1} + X_2 z^{-2} + X_3 z^{-3} + X_4 z^{-4} + X_5 z^{-5}$$

The coefficients for the X filter are defined as:

$$X_{i} = Cli \bullet 2^{-m1i} \{ 1 + C2i \bullet 2^{-m2i} [ 1 + C3i \bullet 2^{-m3i} (1 + C4i \bullet 2^{-m4i}) ] \}$$

Legerity.

Legerity.

#### 33. Read X Filter Coefficients

(89h)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Command	1	0	0	0	1	0	0	1	
Output Data Byte 1	C40		m40		C30		m30		
Output Data Byte 2	C20		m20		C10		m10		
Output Data Byte 3	C41		m41		C31				
Output Data Byte 4	C21		m21		C11				
Output Data Byte 5	C42		m42		C32				
Output Data Byte 6	C22		m22		C12				
Output Data Byte 7	C43		m43		C33		m33		
Output Data Byte 8	C23		m23		C13		m13		
Output Data Byte 9	C44		m44		C34				
Output Data Byte 10	C24		m24		C14 m14				
Output Data Byte 11	C45		m45		C35	m35			
Output Data Byte 12	C25		m25		C15		m15		

#### 34. Write R Filter Coefficients

(8Ah)

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Command	1	0	0	0	1	0	1	0	
Input Data Byte 1	C40		m40	•	C30				
Input Data Byte 2	C20		m20		C10				
Input Data Byte 3	C41		m41		C31	m31			
Input Data Byte 4	C21		m21		C11	m11			
Input Data Byte 5	C42		m42		C32				
Input Data Byte 6	C22		m22		C12				
Input Data Byte 7	C43		m43		C33		m33		
Input Data Byte 8	C23		m23		C13		m13		
Input Data Byte 9	C44		m44		C34		m34		
Input Data Byte 10	C24		m24		C14	m14			
Input Data Byte 11	C45		m45		C35	m35			
Input Data Byte 12	C25		m25		C15		m15		

The Z-transform equation for the R filter is defined as:

$$H_{R}(z) = R_{0} + R_{1}z^{-1} + R_{2}z^{-2} + R_{3}z^{-3} + R_{4}z^{-4} + R_{5}z^{-5}$$

The coefficients for the R filter are defined as:

$$R_{i} = Cli \bullet 2^{-m1i} \{ 1 + C2i \bullet 2^{-m2i} [ 1 + C3i \bullet 2^{-m3i} (1 + C4i \bullet 2^{-m4i}) ] \}$$

## (Legerity.

## 35. Read R Filter Coefficients

## (8Bh)

	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	0	1	1
Output Data Byte 1	C40		m40		C30		m30	
Output Data Byte 2	C20		m20		C10		m10	
Output Data Byte 3	C41		m41		C31			
Output Data Byte 4	C21		m21		C11			
Output Data Byte 5	C42		m42		C32			
Output Data Byte 6	C22		m22		C12			
Output Data Byte 7	C43		m43		C33		m33	
Output Data Byte 8	C23		m23		C13		m13	
Output Data Byte 9	C44		m44		C34		m34	
Output Data Byte 10	C24	m24 C14 m14						
Output Data Byte 11	C45		m45		C35	m35		
Output Data Byte 12	C25		m25		C15		m15	

## 36. Write Echo Path Gain

(8Ch)

	D <sub>7</sub>	$D_6$	D <sub>5</sub>	$D_4$	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	1	0	0
Input Data Byte 1	C80		m80		C70		m70	
Input Data Byte 2	C60		m60		C50			
Input Data Byte 3	0	0	0	0	0	0	0	0
Input Data Byte 4	0	0	0	0	0	0	1	1

The equation for the Echo Path Gain is defined as:

$$EPG = 1 + C50 \bullet 2^{-m50} \{ 1 + C60 \bullet 2^{-m60} [ 1 + C70 \bullet 2^{-m70} (1 + C80 \bullet 2^{-m80}) ] \}$$

## 37. Read Echo Path Gain

(8Dh)

	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	1	0	1
Output Data Byte 1	C80		m80		C70		m70	
Output Data Byte 2	C60	m60 C50 m50						
Output Data Byte 3	0	0	0	0	0	0	0	0
Output Data Byte 4	0	0	0	0	0	0	1	1

### 38. Write Error Level Threshold

(8Eh)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	1	1	0
Input Data Byte 1	C20	m20			C10		m10	

The equation for the Error Level Threshold is defined as:

$$ELT = C10 \bullet 2^{-m10} (1 + C20 \bullet 2^{-m20})$$

gerity\_

#### 39. Read Error Level Threshold

(8Fh)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	0	1	1	1	1
Output Data Byte 1	C20		m20		C10		m10	

#### 40. Write GZ Filter Coefficient

(92h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	1	0	0	1	0
Input Data	C10		m10		RSVD	RSVD	RSVD	RSVD

RSVD Reserved. Always write as 0, but 0 is not guaranteed when read.

The coefficient, GZ, is defined as:

$$GZ = C10 \bullet 2^{-m10}$$

The default value after any reset is GZ = 0 hex for a gain of 1.

#### 41. Read GZ Filter Coefficient

(93h)

	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	1	0	0	1	1
Output Data	C10		m10		RSVD	RSVD	RSVD	RSVD

#### 42. Write Adaptive B Filter Control Coefficients

(90h)

New to Revision E	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Command	1	0	0	1	0	0	0	0
Input Data	C20		m20		C10		m10	
Input Data	C21		m21		C11		m11	
Input Data	C32		m32		C22		m22	
Input Data	C12		m12		C33		m33	
Input Data	C23		m23		C13		m13	

The equations for the decorrelation threshold coefficients are:

$$DCR1 = C10 \bullet 2^{-m10} (1 + C20 \bullet 2^{-m20})$$

$$DCR2 = C11 \bullet 2^{-m11} (1 + C21 \bullet 2^{-m21})$$

The equation for the low level signal threshold coefficient is:

LST = 
$$C12 \bullet 2^{-m12} (1 + C22 \bullet 2^{-m22} [1 + C32 \bullet 2^{-m32}])$$

The equation for the digital prebalance threshold coefficient is:

DPB = 
$$C13 \bullet 2^{-m13}(1 + C23 \bullet 2^{-m23}[1 + C33 \bullet 2^{-m33}])$$

#### 43. Read Adaptive B Filter Coefficients

#### (91h)

New to Revision E	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Command	1	0 0 1			0	0	0	1	
Output data	C20		m20 C10				m10		
Output data	C21	m21			C11	m11			
Output data	C32	m32			C22	m22			
Output data	C12	m12		C33	m33				
Output data	C23	m23 C13		m13					

#### 44. Write Operating Functions 2

(64h)

New to Revision E	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	0	0	1	0	0
Input data	RSVD	RSVD	RSVD	RSVD	RSVD	CHP	EAC	EPB

Chopper Clock Control

Chopper Clock is 256 kHz Chopper Clock is 292.571 kHz

Adaptation Control

EAC = 0 EAC = 1 EPB = 0 EPB = 1 LST, DCR1, and DCR2 are disabled LST, DCR1, and DCR2 are enabled DPB is disabled DPB is enabled

#### 45. Read Operating Functions 2

(65h)

New to Revision E	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>
Command	0	1	1	0	0	1	0	1
Output data	RSVD	RSVD	RSVD	RSVD	RSVD	CHP	EAC	EPB

RSVD Reserved. Always write as 0, but 0 is not guaranteed when read.

## **Programmable Filters**

#### **General Description of CSD Coefficients**

The filter functions are performed by a series of multiplications and accumulations. A multiplication is accomplished by repeatedly shifting the multiplicand and summing the result with the previous value at that summation node. The method used in the DSLAC device is known as Canonic Signed Digit (CSD) multiplication and splits each coefficient into a series of CSD coefficients.

Each programmable FIR filter section has the following general transfer function:

$$HF(z) = h_0 + h_1 z^{-1} + h_2 z^{-2} + \dots + h_n z^{-n}$$
 Eq. (1)

where the number of taps in the filter = n + 1.

The transfer function for IIR part of Z and B filters is:

HI(z) = 
$$\frac{1}{1 - h_{(n+1)}z^{-1}}$$
 Eq. (2)

The values of the user-defined coefficients (hi) are assigned via the MPI. Each of the coefficients (hi) is defined in the following general equation:

hi = 
$$B_1 2^{-M1} + B_2 2^{-M2} + ... + B_N 2^{-MN}$$
 Eq. (3)

where:

 $M_i$  = the number of shifts  $\leq M_i$  + 1

N = number of CSD coefficients

The value of  $h_i$  in Equation 3 represents a decimal number that is broken down into a sum of successive values of:

 $\pm 1.0$  multiplied by 2<sup>-0</sup>, or 2<sup>-1</sup>, or 2<sup>-2</sup>...2<sup>-7</sup>...

or

±1.0 multiplied by 1, or 1/2, or 1/4...1/128...

The limit on the negative powers of 2 is determined by the length of the registers in the ALU.

The coefficient  $h_i$  in Equation 3 can be considered to be a value made up of N binary 1s in a binary register where the leftmost part represents whole numbers, the rightmost part represents decimal fractions, and a decimal point separates them. The first binary 1 is shifted M1 bits to the right of the decimal point, the second binary 1 is shifted M2 bits to the right of the decimal point, the third binary 1 is shifted M3 bits to the right of the decimal point, and so on.

Note that when M1 is 0, the resulting value is a binary 1 in front of the decimal point, that is, no shift. If M2 also is 0, the result is another binary 1 in front of the decimal point, giving a total value of binary 10 in front of the decimal point (i.e., a decimal value of 2.0). The value of N, therefore, determines the range of values the coefficient  $h_i$  can take (e.g., if N = 3, the maximum and minimum values are ±3, and if N = 4, the values are between ±4).

## Detailed Description of DSLAC Device Coefficients

The CSD coding scheme in the DSLAC device uses a value called mi, where m1 represents the distance shifted right of the decimal point for the first binary 1. m2 represents the distance shifted to the right of the previous binary 1, and m3 represents the number of shifts to the right of the second binary 1. Note that the range of values determined by N is unchanged. Equation 3 now is modified (in the case of N = 4) to:

$$h_i = B_1 2^{-M1} + B_2 2^{-M2} + B_3 2^{-M3} + B_4 2^{-M4}$$
 Eq. (4)

$$h_{i} = C_{1}2^{-m1} \bullet \{1 + C_{2}2^{-m2} \bullet [1 + C_{3}2^{-m3} \\ \bullet (1 + C_{4}2^{-m4})]\}$$
Eq. (6)

where:

$\mathbf{M}_1 = \mathbf{m}_1$	$B_1 = C_1$
$M_2 = m_1 + m_2$ and	$B_2 = C_1 \bullet C_2$
$M_3 = m_1 + m_2 + m_3$	$\mathbf{B}_3 = \mathbf{C}_1 \bullet \mathbf{C}_2 \bullet \mathbf{C}_3$
$M_4 = m_1 + m_2 + m_3 + m_4$	$\mathbf{B}_4 = \mathbf{C}_1 \bullet \mathbf{C}_2 \bullet \mathbf{C}_3 \bullet \mathbf{C}_4$

In the DSLAC device, a coefficient, h<sub>i</sub>, consists of N CSD coefficients, each being made up of 4 bits and formatted

as Cxymxy, where Cxy is one bit (MSB) and mxy is 3 bits. Each CSD coefficient is broken down as follows:

- Cxy is the sign bit (0 = positive, 1 = negative).
- mxy is the 3-bit shift code. It is encoded as a binary number as follows:

000:	0 shifts
001:	1 shifts
010:	2 shifts
011:	3 shifts
100:	4 shifts
101:	5 shifts
110:	6 shifts
111:	7 shifts

- y is the coefficient number (the i in h<sub>i</sub>).
- x is the position of this CSD coefficient position of the binary 1 represented by this CSD coefficient within the  $h_i$  coefficient. The most significant binary 1 is represented by x = 1. The next most significant binary 1 is represented by x = 2, and so on.

Thus, C13m13 represents the sign and the relative shift position for the first (most significant) binary 1 in the 4th (h3) coefficient.

The number of CSD coefficients, N, is limited to 4 in the GR, GX, R, X, Z, and the IIR part of the B filter, and 3 for the FIR part of the B filter. Note also that the GX filter coefficient equation is slightly different from that of the other filters.

$$h_{iGX} = 1 + h_i \qquad \qquad \text{Eq. (7)}$$

Please refer to the section detailing the commands for complete details on the programming of the coefficients.

## Adaptive B Filter Overview

The DSLAC device B filter is designed to work with preprogrammed coefficients or with coefficients determined by an adaptive algorithm (Note: The adaptive transhybrid balance feature is guaranteed only on the Am79C02A/03A/031A versions). The adaptive algorithm can be operated in a mode where it continuously adapts or where it adapts for a short period, and then holds its value.

Operation with preprogrammed coefficients requires only the use of MPI Command 30 to feed in the coefficients. The Adaptive mode uses some preprogrammed coefficients and generates new ones using an algorithm, which by a series of iterations, minimizes the receive signal that is echoed in the transmit signal (due to mismatches in the SLIC, hybrid, and line). Adaptation applies to the FIR part of the filter only. Preprogrammed coefficients used to initiate the adaptive algorithm must be "valid" (shown under Command 30). Other valid coefficients may be obtained by using this coefficient, running adaptive balance, and then reading back the registers (refer to #30 in command structure).



In the continuous Adaptation mode, the algorithm is switched on (via MPI Command 19) after a call is connected and remains on until the call ends. In this way, the B filter is continually being optimized to the received signal.

In the Adapt and Freeze modes, the algorithm is used only when a line is brought into service and the DSLAC device is activated. The algorithm is switched on and is allowed to converge with the received signal, which is a bandlimited white noise signal generated in the exchange for this purpose. The noise signal need only be injected for less than a second to yield converged coefficients. The Adaptive mode then is switched off (via Command 19).

The converged coefficients may be read out of the DSLAC device (using MPI Command 31) and stored for future reference. The DSLAC device is now optimized for general input signals.

## **Adaptive Filter Programming**

The purpose of the B filter is to cancel the received signal that leaks across the hybrid into the transmit path. The B filter transfer function must match (as closely as possible) the transfer function of the echo path.

There are two programmable registers associated with the adaptive B filtering. The Echo Path Gain (EPG) is a programmable value that predicts the amount of the receive signal leaking across the hybrid to the transmit path. The EPG is used as part of an algorithm, which stops the adaptive filter from iterating in the presence of signals from the subscriber line (nearend talker).

The Error Level Threshold (ELT) is a programmable value that determines the transhybrid loss the adaptive filter attempts to meet. The adaptive algorithm continues to iterate until it meets the loss requirement specified by the ELT. Both the EPG and ELT values are generated by the WinSLAC<sup>™</sup> software program (formerly AmSLAC2<sup>™</sup> software). Please refer to the software technical documentation.

## **User Test Modes**

The DSLAC device supports testing by providing both digital and analog loopback paths as shown in Figure 8. In the TSA Loopback mode, the DR input is connected to the DX output in the Time Slot Assigner circuitry. The TSA Loopback mode is programmed via Command 21.

A different type of digital loopback is provided when the AISN register is programmed with a value of 10000. In this case, the AISN circuitry is disabled and the VOUT pad is connected internally to VIN. This allows the D/A and A/D converters to be included in the digital loopback test. This mode is programmed via Command 13. Note that the signal, which is connected internally from VOUT to VIN, also is present on the VOUT pin.

The VIN input can be connected to the VOUT output through the Z filter for analog loopback. The response of the line to low frequencies can be tested by disabling the high-pass filter. Additionally, the receive and transmit paths may be cut off.

(Legerity,

## A-Law and $\mu\text{-Law}$ Companding

Table 1 and Table 2 show the companding definitions used for A-law and µ-law PCM encoding.

1	2	3	4 A-Law: F	5	6	7	8
Segment Number	# Intervals x Interval Size	Value at Segment End Points	Decision Value Number <i>n</i>	Decision Value x <sub>n</sub> (See Note 1)	Character Signal pre Inversion of Even Bits Bit No. 1 2 3 4 5 6 7 8	Quantized Value (at Decoder Output) y <sub>n</sub>	Decoder Output Value No.
7	16 x 128	4096	(128) 127 113	(4096) 3968 - 2176 -	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	— 4032 	128
6	16 x 64	2048	112 97 96	2048 - 1088 - 1024 -	See Note 2	— 2112 — 1056	113 : 97
5	16 x 32	512	81 80	544 _ 512 _	See Note 2	- 528	81
4	16 x 16	256	65 64	272 – 256 –	See Note 2	- 264	65
3	16 x 8	128	49	136 _ 128 -	See Note 2	— 132	49
2	16 x 4	64	33 32	68 –	See Note 2	— 66	33
1 ↓	32 x 2		1	2 – 0 –	See Note 2	1	1

Table 1.	A-Law:	Positive	Input	Values
	-∟а₩.	I CONTRO	mput	values

#### Notes:

1. 4096 normalized value units correspond to TMAX = 3.14 dBm0.

The character signals are obtained by inverting the even bits of the signals of column 6. Before this inversion, the character signal corresponding to positive input values between two successive decision values numbered n and n+1 (see column 4) is 128+n, expressed as a binary number.

3. The value at the decoder output is 
$$y_n = \frac{x_{n-1} + x_n}{2}$$
, for  $n = 1,...127$ , 128.

- 4. x<sub>128</sub> is a virtual decision value.
- 5. Bit 1 is a 0 for negative input values.

Ĺegerity.

1	2	3	4	5	6	7	8
Segment Number	# Intervals x Interval Size	Value at Segment End Points	Decision Value Number <i>n</i>	Decision Value x <sub>n</sub> (See Note 1)	Character Signal pre Inversion of Even Bits Bit No. 1 2 3 4 5 6 7 8	Quantized Value (at Decoder Output) y <sub>n</sub>	Decoder Output Value No.
		8159	(128)	(8159) -			
		0109	127	7903 -	10000000	- 8031	127
8	16 x 256		113	4319 -	See Note 2		
		4063	112	4063 -	10001111	- 4191	112
7	16 x 128		97	2143 -	See Note 2		÷
		2015	96	2015 -	10011111	- 2079	96
6	16 x 64		81	1055 _	See Note 2		÷
		991	80	991 -	10101111	- 1023	80
5	16 x 32				See Note 2		
J			65	511 _	10111111	- 495	64
4	16 x 16	479	64 49	479 - 239 -	See Note 2		
		223	48	223 -	11001111	- 231	48
3	16 x 8			÷	See Note 2		
		95	33 32	103 _ 95 _	11011111	- 99	32
2	16 x 4				See Note 2		
		31	17 16	35 – 31 –	11101111	- 33	16
1	15 x 2	51			See Note 2		÷
			2	3 –	11111110	2	1
↓	1 x 1		1	1 -	111111111	0	0
			0	0 -		Ŭ	Ŭ

Table 2. µ-Law: Positive Input Values

#### Notes:

1. 8159 normalized value units correspond to TMAX = 3.17 dBm0.

2. The character signal corresponding to positive input values between two successive decision values numbered n and n+1

(see column 4) is 255-n, expressed as a binary number. 3. The value at the decoder is  $y_0 = x_0 = 0$  for n = 0, and  $y_n = \frac{x_{n+1} + x_n}{2}$ , for n = 1, 2, ..., 127.

4.  $x_{128}$  is a virtual decision value.

5. Bit 1 is a 0 for negative input values.

## APPLICATIONS

The DSLAC device performs a programmable codec/ filter function for two telephone lines. It interfaces to the telephone lines through either a transformer or an electronic SLIC, such as the Legerity SLIC devices. The DSLAC device provides latched digital I/O to control and monitor two SLICs and has a selectable clock output to operate the switched mode regulator in an Am795XX family SLIC. When several line conditions must be matched, a single SLIC design can be used. The line characteristics (such as apparent impedance, attenuation, and hybrid balance) can be modified by programming each DSLAC channel's coefficients to meet desired performance. The DSLAC device can drive a transformer SLIC device without a buffer.

Connection to a PCM highway backplane is implemented by means of a simple buffer chip. Several DSLAC devices can be bused together into one bus interface buffer. An intelligent bus interface chip is not required because each DSLAC device provides its own buffer control. The DSLAC device can be controlled through the Microprocessor Interface, either by a microprocessor on the linecard or by a central processor.

## **Controlling the SLIC**

#### **SLIC Chopper Clock**

The CHCLK output pin on the DSLAC device drives the CHCLK inputs for Legerity switcher type SLICs. The CHCLK output is a 256 kHz or 293 kHz, TTL compatible signal that can drive two SLICs. It is active only when one or both channels are activated; otherwise, it is held high internally.

#### **SLIC Input/Output**

The Am79C02(A) and Am79C031(A) DSLAC device have five TTL compatible I/O pins (C1 to C5) for each channel. The Am79C03(A) DSLAC device has only C1 through C4 available. The outputs are programmed using Command 15 and the status is read back using Command 16. The direction of the pins (input or output) is specified by programming the SLIC I/O direction register (Command 17). The C5 pins of the Am79C031(A) are output only and must be programmed as outputs to be used.

# Calculating Coefficients with WinSLAC Software

The WinSLAC software is a program that models the DSLAC device, the line conditions, the SLIC, and the linecard components to obtain the coefficients of the programmable filters of the DSLAC device and some of the transmission performance plots.

The following parameters relating to the desired line conditions and the components/circuits used in the linecard are to be provided as input to the program:


- 1. Line impedance or the balance impedance of the line is specified by the local PTT.
- 2. Desired two-wire impedance that is to appear at the linecard terminals of the exchange.
- 3. Tabular data for templates describing the frequency response and attenuation distortion of the design.
- 4. Relative analog signal levels for both the transmit and receive two-wire signals.
- 5. Component values and SLIC device selection for the analog portion of the line circuits.
- 6. Two-wire return loss template is usually specified by the local PTT.
- 7. Four-wire return loss template is usually specified by the local PTT.

The output from the WinSLAC program includes the coefficients of the GR, GX, Z, R, X, B, and EPG filters as well as transmission performance plots of two-wire return loss, receive and transmit path frequency response, and four-wire return loss.


The software supports the use of the Legerity SLICs or allows entry of a SPICE netlist describing the behavior of any type of SLIC circuit.

# (Legerity.

## PHYSICAL DIMENSIONS



PL044



## **REVISION SUMMARY**

## **Revision H to Revision I**

- The physical dimensions (PL032 and PL044) were added to the Physical Dimensions section.
- Deleted the Plastic DIP pin and references to it.
- Updated the Pin Description table to correct inconsistencies. Also, deleted the last sentence in the MCLK and PCLK rows.
- Minor changes were made to the data style and format to conform to Legerity standards.
- In Note #2 on page 18, the first sentence was modified and the second sentence was deleted.

## **Revision I to Revision J**

• Page 45, Table 2, changed values in column 7.

The contents of this document are provided in connection with Legerity, Inc. ("Legerity") products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

© 1999 Legerity, Inc. All rights reserved.

#### Trademarks

Legerity, the Legerity logo, and combinations thereof, and AmSLAC2, DSLAC, SLAC, and WinSLAC are trademarks of Legerity, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.