	REVISIONS																			
LTR					D	ESCF	RIPTIO	N					D	ATE (Y	'R-MO-I	DA)		APPF	ROVE)
					***													-		
													-				•			
,																				
																			٠	
							•													
REV										l				Ι -	T	<u> </u>		Γ		
SHEET	35					 										\vdash				
REV															ļ					
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU	S		L	REV	/	4												†		
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
				PREF	PARE	D BY	1	<u> </u>					<u> </u>	L	I	L	1	L	1 ,	1
PMIC N/A					ıry L. C						DE	EFENS	SE EL	ECTR	ONICS	SUP	PLY C	ENTE	R	
STAN	NDA	RD		CHEC	CKED	DV.									., Отп.					
MICRO	CIR	CUI	T		f Bowli					MICROCIRCUIT, MEMORY, DIGITAL, CMOS.										
DRA	WIN	1G			201/5		-													
THIS DRAWIN			BLE		ROVEI hael A	. Frye				MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 16-MEG, USER CONFIGURABLE FLASH EEPROM, MONOLITHIC SILICON										
FOR U	RTMEN	ITS									m.		J V	٠.,						
AND AGEN DEPARTMEN				DRA	WING .	APPR0 95-1	OVAL [2-08	ATE		<u> </u>		Γ			Ι)62	OF	: 2E	
				<u> </u>						SIZE	4	CAG	E COD 6726 8)E }	5962-9562) Z J	į		
AMSC	N/A			REVI	SION	LEVEL														
										SHE	ET	1		OF	3	5				

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E252-95

9004708 0016229 730

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Three product assurance classes consisting of space application (device class V), military high reliability (device classes M and Q), and non-traditional military (device class N) with a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices." For device class N, the user is cautioned to assure that the device is appropriate for the application environment. When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes N, Q, and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function 2/	Access time	Endurance	Operating temp. range
01 02 03	28F016 28F016 28F016	16 MEG CMOS FLASH EEPROM 16 MEG CMOS FLASH EEPROM 16 MEG CMOS FLASH EEPROM	100 ns	100,000 cycles 100,000 cycles 100,000 cycles	-55°C to +125°C -55°C to +125°C -40°C to +125°C
04	28F016	16 MEG CMOS FLASH EEPROM		100,000 cycles	-40°C to +125°C

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
N	Certification and qualification to MIL-I-38535 with a non-traditional performance environment $3/$
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
x	See figure 1	56	plastic shrink small-outline package

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-1-38535 for device classes N, Q, and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

2/ This device is user configurable to either a 1 Meg X 16 or 2 Meg X 8 organization.

Any device outside the traditional performance environment (i.e., an operating temperature range of -55°C to +125°C and which requires hermetic packaging).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

9004708 0016230 452 📰

^{1/} Generic numbers are also listed on the Standard Microcircuit Drawing Source Approval Bulletin and will also be listed in MIL-BUL-103 and QML-38535.

1.3 Absolute maximum ratings. 4/				
Supply voltage range (V _{CC}) 5 Storage temperature range (T _S Maximum power dissipation (P _D Lead temperature (soldering, Junction temperature (T _J) 6/ Thermal resistance, junction- Voltage on any pin with respe V _{PP} supply voltage with respe Output short circuit current Data retention Endurance (All device types)	(θ)	tline X)	-2.0 V dc to +7.0 V dc -65°C to +150°C 1.0 W +300°C +150°C 20°C/W -2.0 V dc to +7.0 V dc -0.2 V dc to +14.0 V dc 100 mA 10 years, minimum 100,000 cycles/byte, minir	num
1.4 <u>Recommended operating conditi</u>	ons. 9/			
Supply voltage range (V _{CC}). Alternate supply voltage rang Device type 01 and 02 operation Device type 03 and 04 operation Low level input voltage range High level input voltage rang High level input voltage rang VPP supply voltage with respe	ng temperature range (in temperature range (case)	-55°C to +125°C -40°C to +125°C -0.5 V dc to +0.8 V dc	c c
1.5 <u>Digital logic testing for dev</u>	ice classes N. Q. and Y	<u>v</u> .		
Fault coverage measurement of logic tests (MIL-STD-883, t			99 percent	
2. APPLICABLE DOCUMENTS				
2.1 <u>Government specification, sta</u> specification, standards, bulletin, of Specifications and Standards spec herein.	and handbook of the is:	sue listed in tha	it issue of the Department	of Defense Index
SPECIFICATION				
MICROCIRCUIT	•			
MIL-I-38535 - Integrated Ci	rcuits, Manufacturing,	General Specific	ation for.	
STANDARDS				
MICROCIRCUIT				
MIL-STD-883 - Test Methods MIL-STD-973 - Configuration MIL-STD-1835 - Microcircuit		roelectronics.		
4/ Stresses above the absolute maximum levels may degrade perform the stress of the st	mance and affect relia utput pins is -0.5 V. imum dc voltage on ing to V _{CC} +2.0 V for per l not be exceeded exce thod 5004 of MIL-STD-88 hay overshoot to +14.0 at a time. Duration of	ability. During voltage to but or output pin riods less than 2 ept for allowable 33. V for periods le	ransitions, inputs may und s is V _{CC} +0.5 V. During v 0 ns. short duration burn-in so	dershoot to -2.0 V voltage creening
		SIZE		
STANDARD MICROCIRCUIT DRA	WING	Α		5962-95625
DEFENSE ELECTRONICS SU DAYTON, OHIO 45	PPLY CENTER		REVISION LEVEL	SHEET 3

■ 9004708 0016231 399 **■**

BULLETIN

MICROCIRCUIT

MIL-BUL-103 - List of Standard Microcircuit Drawings (SMD's).

HANDBOOK

MICROCIRCUIT

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of L'ATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronic Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, Pennsylvania 19103).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes N, Q, and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 3.
- 3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 3 herein. When required, in screening (see 4.2 herein), or quality conformance inspection groups A, B, C, or D (see 4.4 herein), the devices shall be programmed by the manufacturer prior to test in a checkerboard or similar pattern (a minimum of 50 percent of the total number of bits programmed).
 - 3.2.3.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this document.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 4

DESC FORM 193A

JUL 94

9004708 0016232 225

- 3.2.3.3 Command definitions. The command definitions table shall be as specified on figure 3.
- 3.2.4 Block diagram. The block diagram shall be as specified on figure 4.
- 3.2.5 <u>Switching test circuits and waveforms</u>. The switching test circuits and waveforms shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes N, Q, and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes N, Q, and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes N, Q, and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
- 3.11 <u>Processing of flash EEPROMs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Conditions of the supplied devices</u>. Devices will be supplied in an unprogrammed or clear state. No provision will be made for supplying programmed devices.
- 3.11.2 <u>Frasure of flash EEPROMs</u>. When specified, devices shall be erased in accordance with procedures and characteristics specified in 4.5.1.
- 3.11.3 <u>Programming of flash EEPROMs</u>. When specified, devices shall be programmed in accordance with procedures and characteristics specified in 4.5.2.
- 3.11.4 <u>Verification of state of flash EEPROMs</u>. When specified, devices shall be verified as either written to the specified pattern or cleared. As a minimum, verification shall consist of performing a read of the entire array to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and the device shall be removed from the lot or sample.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-95625

REVISION LEVEL
SHEET
5

DESC FORM 193A

JUL 94

9004708 0016233 161 **16**

		TABLE I. <u>Electrical per</u>	rformance	character	istics.			
Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V or 4.75 V ≤ V _{CC} ≤ 5.25 V or 3.15 V ≤ V _{CC} ≤ 3.45 V unless otherwise specifi	r or '	Group A Subgroup	Device	Li: Min	mits Max	Units
Input leakage	ILI	V _{CC} = V _{CC} max, V _{IN} = V _{CC} or GND 2/		1, 2, 3	All	-1	+1.0	μА
Output leakage current	I _{LO}	V _{CC} = V _{CC} max, V _{OUT} = V _{CC} or GND 2/		1, 2, 3	All	-10	+10	μA
V _{CC} standby current (TTL)	I _{CCS1}	V _{CC} = V _{CC} max, CE ₀ #, CE ₁ #, RP BYTE#, WP# = V _{IH} or V _{IL} 2/3	P# = V _{IH}	1, 2, 3	All		4	mA.
V _{CC} standby current (CMOS)	I _{CCS2}	CE ₀ #, CE ₁ #, RP# = V _{CC} ±0.2 V V _{CC} = V _{CC} max, BYTE#, WP# = V _{CC} ±0.2 V or GND ±0.2 V		1, 2, 3	All		130	μА
V _{CC} read current	I _{CCR1}	CMOS: $CE_0\#$, $CE_1\#$ = GND ±0.2 BYTE# = GND ±0.2 V or V_{CC} ±0. inputs = GND ±0.2 V or V_{CC} ±0 V_{CC} = V_{CC} max $2/3/4/$ f = 10.0 Mhz, I_{OUT} = 0 mA	.2 V.	1, 2, 3	All		135	πΑ
		same as above except f = 8.0 and 3.15 V \leq V _{CC} \leq 3.45 V					60	
		TTL: $CE_0\#$, $CE_1\# = V_{IL}$, $f = 1$ BYTE# = V_{IL} or V_{IH} , $I_{OUT} = 0$ inputs = V_{IL} or V_{IH} $V_{CC} = V_{CC} \max 2/3/4$	O.O Mhz mA,		All		135	
		same as above except $f = 8.0$ and 3.15 V \leq V _{CC} \leq 3.45 V	Mhz				60	
V _{CC} read current	¹ CCR2	Same as I_{CCR1} conditions exce $f = 5.0$ MHz $\frac{2}{3}$ $\frac{4}{5}$	pt	1, 2, 3	All		90	mA.
		same as above except $f = 4.0$ and 3.15 V \leq V _{CC} \leq 3,45 V	Mhz				40	
V _{CC} deep powerdown current	ICCD	RP# = GND \pm 0.2 V BYTE# = V_{CC} \pm 0.2 V or GND \pm 0.	2 V <u>2</u> /	1, 2, 3	All		50	μΑ
V _{CC} write current	ICCW	Word/Byte in progress V _{PP} = 12.0 V ± 5% <u>2</u> / <u>5</u> /		1, 2, 3	All		35	mA
		same as above except 3.15 V ≤ V _{CC} ≤ 3.45 V					12	
		Word/Byte in progress V _{PP} = 5.0 V ± 10% <u>2</u> / <u>5</u> /			All		40	
W. Introduction		same as above except 3.15 V \leq V _{CC} \leq 3.45 V					17	
V _{CC} block erase current	ICCE	Word/Byte in progress V _{pp} = 12.0 V ± 5% <u>2</u> / <u>5</u> /		1, 2, 3	All		25	mA
		same as above except 3.15 V \leq V _{CC} \leq 3.45 V					12	
		Word/Byte in progress $V_{pp} = 5.0 \text{ V} \pm 10\% \frac{2}{5}$			ALL		30	1
V Araco cumond	,	same as above except 3.15 V \leq V _{CC} \leq 3.45 V		4 2 2	<u> </u>		17	
V _{CC} erase suspend current	CCES	$CE_0\#$, $CE_1\# = V_{IH}$ Block erase suspended 2/6/ same as above except		1, 2, 3	All		10	mA
See footnotes at end	of table	3.15 V ≤ V _{CC} ≤ 3.45 V					6	
			SIZ	_F T		-	 	
		IT DRAWING	A				5962-9	95625
		ICS SUPPLY CENTER PHIO 45444		F	REVISION LI	EVEL	SHEET	3

JUL 94

■ 9004708 0016234 OT8 ■

Test	Symbol	TABLE I. <u>Electrical performance cha</u> Conditions 1/	Group A	Device	Lin	nits	Units
	,,,,,,	4.5 V < Van < 5.5 V or	Subgroups	type	Lin		Units
		4.75 V \leq V _{CC} \leq 5.25 V or 3.15 V \leq V _{CC} \leq 3.45 V unless otherwise specified.			Min	Max	
V _{pp} standby/read current	I _{PPS}	$V_{PP} \leq V_{CC} \underline{2}/$ $V_{PP} > V_{CC} \underline{2}/$	1, 2, 3	All	-100	+100 200	μΑ
V _{pp} deep powerdown current	IPPD	RP# = GND ± 0.2 V 2/	1, 2, 3	All	 	50	μA
V _{PP} write current	IPPW	Word/Byte write in progress $V_{pp} = 12.0 \text{ V } \pm 5\% \underline{2}/\underline{5}/$	1, 2, 3	All		12	mA
!		same as above except 3.15 V ≤ V _{CC} ≤ 3.45 V				15	1
		Word/Byte write in progress $V_{pp} = 5.0 \text{ V} \pm 10\% \underline{2}/ \underline{5}/$	7 !			20	1
		same as above except 3.15 V \(\times \) V CC \(\times \) 3.45 V	7 '			25	1
V _{pp} block erase current <u>2</u> / <u>5</u> /	I _{PPE}	Block erase in progress V _{PP} = 12.0 V ± 5%	1, 2, 3	All		10	mΑ
		Block erase in progress V _{PP} = 5.0 V ± 10%		<u></u>		20	
V _{pp} erase suspend current <u>2</u> /	^I PPES	Block erase suspended V _{PP} = V _{PPH1} or V _{PPH2}	1, 2, 3	All		200	μА
Low level input voltage <u>5</u> /	v _{IL}	3.15 V ≤ V _{CC} ≤ 3.45 V	1, 2, 3	All	-0.5 -0.3	0.8	V
High level input voltage 5/	Λ ^{I,H}	3.15 V ≤ V _{CC} ≤ 3.45 V	1, 2, 3	Ali	2.0	V _{CC} + 0.5 V _{CC} + 0.3	V
Low level output voltage 5/	V _{OL}	I_{OL} = 5.8 mA, V_{CC} = V_{CC} min same as above except 3.15 V \leq V_{CC} \leq 3.45 V	1, 2, 3	ALL		0.45	V
High level output voltage <u>5</u> /	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = V _{CC} min same as above except	1, 2, 3	All	0.85 V _{CC}		V
!	V _{OH2}	3.15 V ≤ V _{CC} ≤ 3.45 V I _{OH} = 100 μA,	_	All	V _{CC} - 0.4	<u> </u>	-
	*UHZ	$V_{CC} = V_{CC} \min$ same as above except 3.15 V \leq V _{CC} \leq 3.45 V	-	,,,,	V _{CC} - 0.2		
V _{pp} write/erase lock voltage	V _{PPLK}	5/ 7/	1, 2, 3	All	0	1.8	V
V _{pp} during write/ erase operations	V _{PPH1}	\mathcal{U}	1, 2, 3	All	4.5	5.5	V
V _{pp} during write/ erase operations	V _{PPH2}	Z/	1, 2, 3	All	11.4	12.6	٧
V _{CC} write/erase lock voltage	V _{LKO}		1, 2, 3	All	1.8		٧
Input capacitance 8/	CIN	V _{IN} = 0 V, see 4.4.1c	4	All		8	pF
Output capacitance 8/	C _{OUT}	V _{OUT} = 0 V, see 4.4.1c	4	All		12	pF
Functional tests		See 4.4.1d	7, 8A, 8B	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

DESC FORM 193A JUL 94

9004708 0016235 T34 📼

	TADIE I	Electrical perfect							
Test	Symbol	Electrical performant Conditions		Group		Device	1 :	imits	Units
	,	As specified b	_	Subgro		type		· _γ	Johnes
Pood only openations, see fi	guno E o	a ampliantia Or					Min	Max	
Read only operations; see fi			: 11	10 10	44	04 07			
Redd Cycle Cline	^t AVAV	$4.75 \text{ V} \leq \text{V}_{CC} \leq 5.25$ $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$, v	9, 10,	-''	01,03	80 85	4	ns
		7.3 4 2 CC 2 3.3 V			ŀ	01,03	100	-	İ
		3.15 V ≤ V _{CC} ≤ 3.45	5 V		H	All	120	-	
Chip enable access time 10/	t _{ELQV}	4.75 V \(\sigma\) V _{CC} \(\sigma\) 5.25		9, 10,	11	01,03	120	80	
1	FLMA	4.5 V \(\times\) V _{CC} \(\leq 5.5 \)		´´ '``	···	01,03		85	ns ns
	1				ŀ	02,04		100	-
		3.15 V < V _{CC} < 3.45	V	1	ł	All		120	
Address access time	^t AVQV	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03		80	. ns
		4.5 V ≤ V _{CC} ≤ 5.5 V		1		01,03		85	1
· ·		1			İ	02,04		100	1
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45$	٧	1	İ	All		120	1
Output enable access time 5/	^t GLQV	$4.75 \text{ V} \leq \text{V}_{CC} \leq 5.25$		9, 10,	11	01,03		30	ns
		4.5 V \(V_{CC} \(\lefta \) 5.5 \(\lefta \)	1		[01,03		35	7
					[02,04		40	
		3.15 V ≤ V _{CC} ≤ 3.45				All		45	
Chip enable to output in low Z 5/	tELQX	4.75 V ≤ V _{CC} ≤ 5.25	V	9, 10,	11	01,03	0		ns
1		4.5 V ≤ V _{CC} ≤ 5.5 V				All			}
Chip disable to	+	$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45$	V	0 10		04.07			
output in high Z <u>5</u> /	^t EHQZ	$4.75 \text{ V} \leq \text{V}_{CC} \leq 5.25$ $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$,	9, 10,	'' 	01,03		25	ns
i -		14.3 4 7 ACC 7 3.3 A			ŀ	01,03 02,04		30 35	4
		3.15 V 4 V _{CC} 4 3.45	ν			All		50	4
Output enable to	t _{GLQX}	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03	0	- 30	ns
output in low Z <u>5</u> /	GLGX	4.5 V ≤ V _{CC} ≤ 5.5 V		,,	· · · ·	ALL	Ū	ļ · · · ·	115
		3.15 V ≤ V _{CC} ≤ 3.45							
Output disable to	^t GHQZ	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03		25	ns
output in high Z <u>5</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V			Ī	01,03		30	1
						02,04		35	1
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45$				All		30	
Output hold from addresses, CE# or OE# change 5/	^t oн	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03	0		ns
(whichever occurs first)		4.5 V ≤ V _{CC} ≤ 5.5 V			l	All			
Address setup to CE# going		3.15 V \(\sigma\) V _{CC} \(\sigma\) 3.45						<u> </u>	<u> </u>
low 5/	^t AVEL	4.75 V ≤ V _{CC} ≤ 5.25	<u>v</u>	9, 10,	11	01,03	0		ns
_	ŀ	4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45				ALL			
Address setup to OE# going	t	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01.07	0		
low <u>5</u> /	^t avgl	4.5 V ≤ V _{CC} ≤ 5.5 V		7, 10,	'' H	01,03 All	U		ns
		3.15 V ≤ V _{CC} ≤ 3.45			- 1	^**			
RP# to output	t _{PHQV}	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03		400	ns
delay	7 1104 4	4.5 V ≤ V _{CC} ≤ 5.5 V			·	01,03		480	1 '~
					r	02,04		480	
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45$	V		ľ	All		620	1
Byte enable to output	t _{FLQV}	4.75 V ≤ V _{CC} ≤ 5.25		9, 10,	11	01,03		80	ns
delay <u>5</u> /	^t FHQV	4.5 V ≤ V _{CC} ≤ 5.5 V				01,03		85]
						02,04		100]
See footnotes at end of table		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45$	٧			ALL		120	<u></u>
coe roothores at end or table	<u> </u>		· · · · · · · · · · · · · · · · · · ·						
			SIZE	<u> </u>					
STAND		NO.	Α	1				5962-9	95625
MICROCIRCUI DEFENSE ELECTRONIO									
DAYTON, OF					REV	ISION LEV	ÆL	SHEET	
								8	3

■ 9004708 0016236 970 ■

Test	Symbol	Conditions 1/	Group A	Device	Lin	nits	Units
		As specified below.	Subgroups	type	Min	Max	1
Byte enable low to output	tFLQZ	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03		25	ns
in high Z 5/		4.5 V ≤ V _{CC} ≤ 5.5 V		01,03		30	1
				02,04		35	7
		3.15 V ≤ V _{CC} ≤ 3.45 V		All		30	
Chip enable low to byte	tELFL	4.75 V < V _{CC} < 5.25 V	9, 10, 11	01,03		5	ns
enable high or low 5/	^t ELFH	4.5 V ≤ V _{CC} ≤ 5.5 V		ALL			
		3.15 V ≤ V _{CC} ≤ 3.45 V					<u> </u>
Power-up and reset timings;	T						
RP# low to V _{CC} at 4.5 v	t _{PL5V}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		μs
minimum (to V _{CC} at 3.15 v minimum) <u>12</u> /	^t PL3V	4.5 V < V _{CC} < 5.5 V		ALL			
	ļ	3.15 V ≤ V _{CC} ≤ 3.45 V					
Address valid to data valid	^t AVQV	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03		80	ns
for V _{CC} 13/		4.5 V ≤ V _{CC} ≤ 5.5 V		ALL		85	
		3.15 V ≤ V _{CC} ≤ 3.45 V				120	
RP# high to data valid for	^t PHQV	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	•	. 480	ns
V _{CC} <u>13</u> /		4.5 V < V _{CC} < 5.5 V		All			_
		3.15 V ≤ V _{CC} ≤ 3.45 V				620	
RP# low to 3/5# low (high)	t _{PLYL}	4.75 V < V _{CC} < 5.25 V	9, 10, 11	01,03	0		μs
<u>14</u> /	^T PLYH	4.5 V ≤ V _{CC} ≤ 5.5 V		All			
		3.15 V < V _{CC} < 3.45 V					
3/5# low (high) to RP# high	t _{YLPH}	4.75 V < V _{CC} < 5.25 V	9, 10, 11	01,03	2		μs
14/	^t YHPH	4.5 V ≤ V _{CC} ≤ 5.5 V		All			
		3.15 V ≤ V _{CC} ≤ 3.45 V				1	
RP# high to CE# low (3.3 V V_{CC}) $13/$	t _{PHEL3}	3.15 V ≤ V _{CC} ≤ 3.45 V	9, 10, 11	All	405		ns
RP# high to CE# low (5.0 V	t _{PHEL5}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	330		ns
v _{cc}) <u>13</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V		ALL		1	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

DESC FORM 193A

JUL 94

9004708 0016237 807 **=**

	.E I. <u>El</u>	ectrical performar	nce characteri	<u>istics</u> - Co	ntinued.			
Test	Symbol	Condition		Group A	Device	Li	mits	Units
		As specified	below.	Subgroups	type	Min	Max	1
WE# controlled command write op	erations	; see figure 5 as	applicable.	9/ 15/	_L	L	.L	<u> </u>
Write cycle time	tavav	4.75 V ≤ V _{CC} ≤ 5		9, 10, 11	01,03	80	1	ns
·	AVAV	4.5 V ≤ V _{CC} ≤ 5.5	5 V	' ' ' '	01,03	85	1	\
					02,04	100	1	i
		3.15 V ≤ V _{CC} ≤ 3	45 V	1	All	120	-	
V _{pp} setup to WE# going high 5/	t _{VPWH1}	4.75 V ≤ V _{CC} ≤ 5		9, 10, 11	01,03	100		ns
5/	t VPWH2				<u> </u>	'**		113
		4.5 V \(\text{V}_{CC} \leq 5.5 \) 3.15 V \(\text{V}_{CC} \leq 3 \)	.45 V		ALL			
RP# setup to CE# going low 8/	t _{PHEL}	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	480		ns
	'	4.5 V ≤ V _{CC} ≤ 5.5	5 V	1	All	1		
		$3.15 \text{ V} \leq \overline{V}_{CC} \leq 3.$.45 V					
CE# setup to WE# going low <u>5</u> /	t _{ELWL}	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	0		ns
		4.5 V ≤ V _{CC} ≤ 5.5	5 V		All	Ì		1
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$.45 V	<u></u>		10		}
Address setup to WE# going	^t AVWH	4.75 V ≤ V _{CC} ≤ 5.	.25 V	9, 10, 11	01,03	50		ns
high <u>16</u> / <u>17</u> /		4.5 V < V _{CC} < 5.5	5 V		All			
		3.15 V ≤ V _{CC} ≤ 3.	.45 V	}		75	1	
Data setup to WE# going high	^t DVWH	4.75 V ≤ V _{CC} ≤ 5.	.25 V	9, 10, 11	01,03	50		ns
<u>16</u> / <u>17</u> /		4.5 V ≤ V _{CC} ≤ 5.5	5 V	1	All	1		
		3.15 V ≤ V _{CC} ≤ 3.				75	1	1
WE# pulse width	t _{WLWH}	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	50	-	ns
	WLW.:	4.5 V ≤ V _{CC} ≤ 5.5	5 V		01,03	60	1	
		L.			02,04	70	1	
		3.15 V ≤ V _{CC} ≤ 3.	.45 V		All	75	1	
Data hold from WE# high 16/	tunny	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	10	 	ns
bata nota tram nen man	^t wHDX	4.5 V ≤ V _{CC} ≤ 5.5	. L.J	7, 10, 11	All	'0		115
		3.15 V \ V _{CC} \ 3.	.45 V		ALL			
Address hold from WE# high	t _{WHAX}	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	10		ns
<u>16</u> /	W	4.5 V ≤ V _{CC} ≤ 5.5			All			
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$.45 V					
CE# hold from WE# high <u>5</u> /	twhen	4.75 V ≤ V _{CC} ≤ 5.	.25 V	9, 10, 11	01,03	10		ns
	l	$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5$	5 V		ALL		Į.	
	<u> </u>	$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$.45 V					1
WE# pulse width high	twHWL	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	30		ns
	}	4.5 V \(\times\) \(\times\) \(\times\) \(\times\) \(\times\)			ALL		_	
		3.15 V ≤ V _{CC} ≤ 3.			<u> </u>	45		
Read recovery before write 5/	^t GHWL	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	0		ns
	ŀ	4.5 V ≤ V _{CC} ≤ 5.5	5 V		All			
		$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$			ļ			J
WE# high to RY/BY# going low 5/	^t whrl	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03		100	ns
2	İ	4.5 V \ V _{CC} \ 5.5	5 V		All			
RP# hold from valid status	tous	3.15 V $\leq V_{CC} \leq 3$. 4.75 V $\leq V_{CC} \leq 5$.		9, 10, 11	01,03	0	 	
register (CSR, GSR, BSR) data	^t RHPL			7, 10, 11		"		ns
and RY/BY# high <u>5</u> /		4.5 V \(\text{V}_{CC} \leq 5.5	> V /5 v		All		ŀ	
RP# high recovery to WE# going	<u> </u>	$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$		0 40 44	04.03		 	
low 5/	^t PHWL	4.75 V ≤ V _{CC} ≤ 5.		9, 10, 11	01,03	1		μs
_		4.5 V < V _{CC} < 5.5			All	/00	4	
	<u> </u>	$3.15 \text{ V} \leq \text{V}_{CC} \leq 3.$.43 V	l		480	<u> </u>	ns
See footnotes at end of table.								
			SIZE	<u> </u>				
STANDAR	RD		A			j	5962-	95625
MICROCIRCUIT D					<u> </u>	<u>_</u> <u>l</u>		
DEFENSE ELECTRONICS		CENTER		REVI	SION LEVE	_L T	SHEET	
DAYTON, OHIO	45444		1		- · · · ·	-		0
			i				,	_

Test	Symbol	Conditions 1/	Group A	Device	Lin	ni ts	Units
		As specified below.	Subgroups	type	Min	Max	1
Write recovery before read 5/	twHGL	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	60		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V]	ALL	65	1	
		3.15 V ≤ V _{CC} ≤ 3.45 V			95		
V _{pp} hold from valid status	tQVVL1	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		
register (CSR, GSR, BSR) data and RY/BY# high <u>5</u> /	^t QVVL2	4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
Duration of word/byte write	^t wHQV1	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	4.5		μs
operation <u>5</u> / <u>18</u> / <u>19</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V]	All	! 		
Duration of block erase	twHQV2	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0.3	10	sec
operation <u>5</u> / <u>18</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
CE# controlled command write ope	rations;		<u>9/ 15</u> /				
drite cycle time	t _{AVAV}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	80		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V		01,03	85]	1
				02,04	100	·	
		3.15 V ≤ V _{CC} ≤ 3.45 V		All	120		
$V_{\rm pp}$ setup to CE# going high $5/$	tVPEH1	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	100		ns
	t _{VPEH2}	4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
RP# setup to WE# going low <u>5</u> /	t _{PHWL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	480		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
WE# setup to CE# going low <u>5</u> /	t _{WLEL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		ns
	<u> </u>	4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All	L		
Address setup to CE# going	^t AVEH	4.5 V ≤ V _{CC} ≤ 5.5 V	9, 10, 11	All	50		ns
nigh <u>16</u> / <u>20</u> /		4.75 V ≤ V _{CC} ≤ 5.25 V	_	01,03	<u> </u>		
		3.15 V ≤ V _{CC} ≤ 3.45 V		All	75		
Data setup to CE# going high 16/ 20/	t _{DVEH}	4.5 V ≤ V _{CC} ≤ 5.5 V	9, 10, 11	All	50		ns
10 20	ŀ	4.75 V ≤ V _{CC} ≤ 5.25 V	_	01,03			
n=#		3.15 V ≤ V _{CC} ≤ 3.45 V		All	75		
CE# pulse width	t _{ELEH}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	50	ļ	ns
		4.5 V ≤ V _{CC} ≤ 5.5 V		01,03	60	ļ	
		7.45.74	-	02,04	70	į	
and hald from orth high day		3.15 V ≤ V _{CC} ≤ 3.45 V	10 10 11	All	75		ļ
Data hold from CE# high <u>16</u> /	t _{EHDX}	4.75 V ≤ V _{CC} ≤ 5.25 V 4.5 V ≤ V _{CC} ≤ 5.5 V	9, 10, 11	01,03	0		ns
		4.5 V < V _{CC} < 5.5 V	-	02,04	10		
Address held from PP# Link 444	-	3.15 V \(\text{V}_{CC} \(\text{S} \) 3.45 V	0.40.44	All'	45		
Address hold from CE# high <u>16</u> /	^t EHAX	4.75 V \(\text{V}_{CC} \(\left\) 5.25 V	9, 10, 11	01,03	10		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 11

■ 9004708 0016239 68T **■**

Test	Symbol	ctrical performance character Conditions 1/	Group A	Device	Lin	nits	Units
		As specified below.	Subgroups	type	Min	Max	1
WE# hold from CE# high <u>5</u> /	^t EH W H	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	10	1	ns
		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All	1		
CE# pulse width high	t _{EHEL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	30	 	ns
		4.5 V < V _{CC} < 5.5 V		All	1		
	<u> </u>	3.15 V ≤ V _{CC} ≤ 3.45 V			45]	<u>L</u>
Read recovery before write 5/	^t GHEL	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		ns
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $3.15 \text{ V} \leq \text{V}_{CC} \leq 3.45 \text{ V}$		ALL			
CE# high to RY/BY# going	t _{EHRL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03		100	ns
low <u>5</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
RP# hold from valid status	t _{RHPL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		ns
register (CSR, GSR, BSR) data and RY/BY# high <u>5</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			
RP# high recovery to CE# going	t _{PHEL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	1		μs
low <u>5</u> /		4.5 V < V _{CC} < 5.5 V		All	1		1
		3.15 V ≤ V _{CC} ≤ 3.45 V			480		ns
Write recovery before read	t _{EHGL}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	60		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V		01,03			
				02,04	65	1	
	ļ	3.15 V ≤ V _{CC} ≤ 3.45 V		All	95		
V _{pp} hold from valid status register (CSR, GSR, BSR)	tqvvL1	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0		μs
data at RY/BY# high 5/	^t QVVL2	4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		ALL			
Duration of word/byte write	t _{EHQV1}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	4.5		μs
operation <u>5</u> / <u>18</u> / <u>19</u> /		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All	5		
Duration of block erase	t _{EHQV2}	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	0.3	10	sec
operation <u>5</u> / <u>18</u> /		4.5 V < V _{CC} < 5.5 V 3.15 V < V _{CC} < 3.45 V		All			
WE# controlled page buffer write	operati		ble. <u>9/ 21</u> /	22/	·	·	<u> </u>
Address setup to WE# going	^t AVWL	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	15	I	ns
low		4.5 V ≤ V _{CC} ≤ 5.5 V		ALL]	
PF# annualled cont 1 ff	<u> </u>	3.15 V ≤ V _{CC} ≤ 3.45 V			25		<u> </u>
CE# controlled page buffer write							T
Address setup to CE# going low	^t AVEL	4.75 V ≤ V _{CC} ≤ 5.25 V	9, 10, 11	01,03	15		ns
		4.5 V ≤ V _{CC} ≤ 5.5 V 3.15 V ≤ V _{CC} ≤ 3.45 V		All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 12

DESC FORM 193A JUL 94

■ 9004708 0016240 3Tl **■**

TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ All device types are capable of being operated at 5.0 V \pm 10%, 5.0 V \pm 5%, or 3.3 V \pm 5% except devices 02 and 04, which are not available at the 5.0 V \pm 5% option. When these options present differences in timing and electrical limits, it will be noted. For device types 01 and 03, $T_C = -55^{\circ}C$ to $+125^{\circ}C$; for device types 02 and 04, $T_C = -40$ °C to +125°C. Case temperatures are instant on.

All currents are in RMS unless otherwise noted.

CMOS inputs are either $V_{CC} \pm 0.2$ V or GND ± 0.2 V. TTL inputs are either V_{IL} or V_{IH} . Automatic power saving reduces I_{CCR} to less than 1 mA in static operation. Periodically sampled and not 100-percent tested, but shall be guaranteed to the limits specified in table I. ICCES is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of ICCES and ICCR. Block erases, word/byte writes, and lock block operations are inhibited when $V_{pp} \leq V_{ppLK}$ and not guaranteed in the ranges between V_{ppLK} (max) and V_{ppH1} (min), between V_{ppH1} (max) and V_{ppH2} (min) and above V_{ppH2} (max). Parameters shall be tested as part of device initial characterization and after design and process change and 6/

- shall be guaranteed to the limits specified in table I for all lots not specifically tested.
- 9/ CE** is defined as the latter of CE0# or CE1# going low, or the first of CE0# or CE1# going high. 10/ OE# may be delayed up to t_{ELQV} t_{GLQV} after the falling edge of CE#, without impacting t_{ELQV} 11/ CE0#, CE1#, and OE# are switched low after power-up.

12/ The power supply may start to switch concurrently with RP# going low.

- $\overline{13}$ / The address access time and RP# high to data valid time are shown for 5.0 V V_{CC} operation. Refer to the ac
- characteristics-read-only operations, 3.3 V V_{CC} . The t_{5VPH} and/or t_{3VPH} times must be strictly followed to guarantee all other read and write specifications for the device.
- 15/ Read timings during write and erase are the same as for normal read.
- 16/ Refer to command definitions table for valid address and data values.
- 17/ Address and data are latched on the rising edge of WE# for all command write operations.

18/ Write/erase durations are measured to valid status data.

- 19/ Word/byte write operations are typically performed with one programming pulse.
- 20/ Address and data are latched on the rising edge of CE# for all command write operations.
- 21/ Address must be valid during the entire WE# low pulse.
- 22/ See the high speed ac input/output reference waveforms and ac testing load circuit.
- 23/ Address must be valid during the entire CE# low pulse.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

DESC FORM 193A

JUL 94

9004708 0016241 238

- 3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the specified temperature range (see 1.2.2). The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.
- 3.13 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the specified temperature range (see 1.2.2). The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes N, Q, and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Prior to burn-in, the devices shall be programmed (see 4.5.2 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is a topologically true alternating bit pattern). The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be included in the PDA calculation and shall be removed from the lot.
- c. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D) using the circuit referenced (see 4.2.1c herein).
- d. Interim and final electrical parameters shall be as specified in table IIA herein.
- e. After the completion of all screening, the device shall be erased and verified prior to delivery.

4.2.2 Additional criteria for device classes N. Q. and V.


- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 14

DESC FORM 193A

JUL 94

9004708 0016242 174



Symbol	Millir	meters	Symbol	Millin	eters
	Minimum	Maximum		Minimum	Maximum
A		1.90	н _е	15.70	16.30
A 1	0.47		N	56 pins	
A2	1.18	1.38	L ₁	0.75	0.85
В	0.25	0.40	Y		0.10
С	0.13	0.20	а	2°	4°
D	23.40	24.00	b	3°	5°
E	13.10	13.50	R1	0.15	0.25
e ₁	0.80	basic	R2	0.15	0.25

- NOTES: 1. Terminal one shall be identified by a mechanical index on the lead or body, or a mark on the top surface within the region shown.
 - 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 millimeters per side.
 - 3. Dimension "E1" does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 millimeters per side.
 - 4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 millimeters total in excess of the "b" dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 millimeters for 0.4 and 0.5 millimeter pitch packages.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

		-	······································			
Device types		All				
Case outline	x					
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	CE _O #	33	DQ ₂			
2	A ₁₂	34	NC			
3	A ₁₃	35	NC			
4	A ₁₄	36	BYTE#			
5	A ₁₅	37	A _O			
6	3/5#	38	DQO			
7	CE ₁ #	39	DQ8			
8	NC	40	DQ1			
9	A ₂₀	41	DQ ₉			
10	A ₁₉	42	v _{cc}			
11	A ₁₈	43	A ₈			
12	A ₁₇	44	v _{ss}			
13	A ₁₆	45	A ₇			
14	V _{CC}	46	A ₆			
15	V _{SS}	47	A ₅			
16	DQ ₆ 48	48	A ₄			
17	DQ ₁₄	49	A ₃			
18	DQ7	50	A ₂			
19	DQ ₁₅	51	A ₁			
20	RY/BY#	52	A ₉			
21	OE#	53	A ₁₀			
22	WE#	54	A ₁₁			
23	WP#	55	RP#			
24	DQ ₁₃	56	V _{PP}			
25	DQ ₅		- •			
26	DQ ₁₂					
27	DQ ₄					
28	v _{cc}					
29	v _{ss}					
30	DQ ₁₁					
31	DQ3					
32	^{DQ} 10					

FIGURE 2. <u>Terminal connections</u>.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-95625

REVISION LEVEL
SHEET
16

DESC FORM 193A

JUL 94 - 9004708 0016244 T47 -

Bus operations for word-wide mode (BYTE# = V_{TH})

Operation	Notes	A ₁	RP#	CE ₁ #	CE ₀ #	OE#	WE#	RY/BY#	DQ ₀ - DQ ₁₅
Read	1/2/3/	Х	VIH	VIL	VIL	VIL	V _{IH}	х	Data out
Output disable	1/4/3/	Х	VIH	VIL	VIL	VIH	v _{IH}	х	3-state
Standby	1/4/3/	х	v _{IH}	VTI	VIH VIH	х	х	X .	3-state
Deep power-down	1/5/	х	VIL	Х	х	х	х	v _{OH}	3-state
Manufacturer code	6/	VIL	V _{IH}	VIL	VIL	VIL	V _{I H}	v _{OH}	0089н
Device code	<u>6</u> /	VIH	V _{IH}	VIL	VIL	VIL	v _{I H}	V _{OH}	66A0H
Write	1/4/7/	Х	VIH	V _{IL}	v_{IL}	VIH	VIL	х	Data in

Bus operations for byte-wide mode (BYTE# = V_{IL})

Operation	Notes	A ₀	RP#	CE ₁ #	CE _O #	OE#	WE#	RY/BY#	DQ ₀ - DQ ₇
Read	1/2/3/	х	V _{IH}	ν _{IL}	VIL	VIL	v _{IH}	х	Data out
Output disable	1/4/3/	Х	VIH	VIL	v _{IL}	٧ _{IH}	V _{IH}	х	3-state
Standby	1/4/3/	Х	VIH	AIH AIF	VIH VIH VIH	х	Х	х	3-state
Deep power-down	1/ 5/	Х	VIL	Х	Х	х	Х	v _{OH}	3-state
Manufacturer code	<u>6</u> /	VIL	VIH	VIL	VIL	VIL	v _{IH}	v _{oH}	89н
Device code	<u>6</u> /	V _{IH}	VIH	VIL	VIL	VIL	V _{I H}	v _{oH}	АОН
Write	1/4/7/	х	V _{IH}	VIL	٧ _{IL}	v _{IH}	VIL	х	Data in

- 1/ X can be V_{IL} or V_{IH} for control pins and addresses except for RY/BY# , which is either V_{OL} or V_{OH}.
 2/ RY/BY# output is open drain. When the WSM is ready, erase is suspended or the device is in deep power-down mode. RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.
- independent of OE# while a WSM operation is in progress.

 3/ RY/BY# may be at V_{OL} while the WSM is busy performing various operations. For example, a status register read during a write operation.
- 4/ While the WSM is running, RY/BY# in level-mode (default) stays at V_{OL} until all operations are
- complete. RY/BY# goes to V_{OH} when the WSM is not busy or in erase suspend mode. 5/ RP# at GND \pm 0.2 V ensures the lowest deep power-down current.
- 6/ A₀ and A₁ at V_{IL} provide device manufacturer codes in x 8 and x 16 modes respectively. A₀ and A₁ at V_{IH} provide device identification codes in x 8 and x 16 modes respectively. All other addresses are set to zero.
- $\underline{\text{7}}$ / Commands for erase, data write, or lock-block operations can only be completed successfully when $V_{pp} = V_{ppH1}$ or $V_{pp} = V_{ppH2}$.

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

Command definitions 1/

Command	Mode	Notes	Firs	t BUS	cycle	Seco	nd BUS	cycle	Thi	rd BUS	cycle
			Oper	Addr	Data	Oper	Addr	Data	0per	Addr	Data
Read extended status register		<u>2</u> /	Write	х	хх71н	Read	RA	GSRD BSRD			
Page buffer swap		3/	Write	Х	хх72н	i				 	
Read page buffer			Write	х	хх75н	Read	PA	PD			
Single load to page buffer			Write	Х	хх74н	Write	PA	PD			
Sequential load to page	x 8	4/5/6/	Write	Х	XXE0H	Write	Х	BCL	Write	х	ВСН
buffer	x 16	4/5/6/ 7/8/	Write	х	XXEOH	Write	х	WCL	Write	Х.	WCH
Page buffer write to flash	x 8	4/6/ 9/10/	Write	Х	XXOCH	Write	A _O	BC(L,H)	Write	WA	BC(H,L)
	x 16	4/6/7/ 8/	Write	- X	ххосн	Write	Х	WCL	Write	WA	WCH
Two-byte write	x 8	2/	Write	Х	XXFBH	Write	A _O	WD(L,H)	Write	WA	WD(H,L)
Lock block/confirm			Write	Х	хх77н	Write	ВА	XXD0H			
Upload status bits/confirm		11/	Write	Х	хх97н	Write	х	XXDOH			
Upload device information/confirm		12/	Write	х	ххээн	Write	х	XXDOH	Read	PA	PD
Erase all unlocked blocks/confirm			Write	х	хха7н	Write	х	XXDOH			
RY/BY# enable to level-mode		13/	Write	Х	хх96н	Write	х	XX01H			
RY/BY# pulse-on-write		<u>13</u> /	Write	Х	хх96н	Write	Х	XX02H			
RY/BY# pulse-on-erase		13/	Write	х	хх96н	Write	х	хх03н			
RY/BY# disable		<u>13</u> /	Write	х	хх96н	Write	х	хх04н			
RY/BY# pulse-on-write/erase		13/	Write	х	хх96н	Write	х	хх05н			
Sleep			Write	х	XXF0H						
Abort			Write	Х	хх80н						· · · · · · · · · · · · · · · · · · ·

	Address		Data
BA =	Block address	AD =	Array data
PA =	Page buffer address	PD =	Page buffer data
RA =	Extended register address	BSRD =	BSR data
WA =	Write address	GSRD =	GSR data
X =	Don't care	WC(L,H) =	Word count (low, high)
		BC(L,H) =	Byte count (low, high)
		WD(L,H) =	Write data (low, high)

FIGURE 3. <u>Truth tables</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A

JUL 94

9004708 0016246 817

NOTES:

the system also needs to de-select the chip by taking either or both $CE_0\#$ or $CE_1\#$ high.

RA can be the GSR address or any BSR address.

- This command allows the user to swap between available page buffers (0 or 1).

 BCH/WCH must be at 00H for this product because of the 256-byte (128-word) page buffer size, and to avoid writing the page buffer contents to more than one 256-byte segment within an array block. They are simply shown for future page buffer expandability.
- PA and PD (whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle, which is not shown.
- BCL = 00H corresponds to a byte count of 1. Similarly, WCL = 00H corresponds to a word count of 1. In x 16 mode, only the lower byte DQ_{0-7} is used for WCL and WCH. The upper byte DQ_{8-15} is a don't care. The upper byte of the data bus (DQ_{8-15}) during command writes is a "don't care" in x 16 operation of the device.
- 9/ A₀ is automatically complemented to load second byte of data. BYTE# must be at V₁₁. A₀ value determines which WD/BC is supplied first: A₀ = 0 looks at the WDL/BCL, A₀ = 1 looks at the WDH/BCH. 10/2 Write address, WA, is the destination address in the flash array which must match the source address in the
- page buffer.
- 11/ Upon device power-up, all BSR lock-bits come up locked. The upload status bits command must be written to reflect the actual lock-bit status.
- 12/ After writing the upload device information command and the confirm command, the following information is output at page buffer addresses specified below:

Address	Device information					
06H, 07H (Byte mode)	Revision number					
03H (Word mode)	Revision number					
1EH (Byte mode)	Configuration code					
OFH (DQ ₀₋₇) (Word mode)	Configuration code					
1FH (Byte mode)	Proliferation code (01H)					
OFH (DQ ₈₋₁₅) (Word mode)	Proliferation code (01H)					

A page buffer swap followed by a page buffer read sequence is necessary to access this information. The contents of all other page buffer locations, after the upload device information command is written, are reserved for future implementation. See figure 3 for description of the device configuration code. This code also corresponds to data written to the device after writing the RY/BY# reconfiguration command. 13/ These commands reconfigure RY/BY output to one of two pulse-modes or enable and disable the RY/BY# function.

FIGURE 3. <u>Truth tables</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

DESC FORM 193A

JUL 94

9004708 0016247 756 📟

Status register definitions

		Compatible status register 1/2/3/4/											
	7	6	6 5 4 3			2	1	0					
	WRITE STATE MACHINE STATUS 1/	ERASE SUSPEND STATUS	ERASE STATUS 2/	DATA WRITE STATUS	V _{PP} STATUS 3/	R	R	R					
	(WSMS)	(ESS)	(ES)	(DWS)	(V _{PPS})			ŀ					
1 =	Ready	Erase suspended	Error in block erasure	Error in data write	V _{pp} error detect; operation abort	41	4/	4/					
0 =	Busy	Erase in progress/com pleted	Successful block erase	Successful data write	V _{pp} okay	41	41	4/					

- RY/BY# output or the write state machine status bit must first be checked to determine completion of an operation (erase, erase suspend, or data write) before the appropriate status bit (ESS, ES, or DWS) is checked for success. If DWS and ES are set to "1's" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.
- The V_{pp} status bit, unlike an A/D converter, does not provide continuous indication of V_{pp} level. The write state machine interrogates the V_{pp} level only after the data write or erase command sequences have been entered and informs the system if V_{pp} has not been switched on. The V_{pp} status bit is not guaranteed to report accurate feedback between V_{ppLK} (max.) and V_{ppH1} (min.) and between V_{ppH1} (max.) and V_{ppH2} (min.). Status registers 2 - 0 are reserved for future use and should be masked out when polling the CSR.

					Global	status register	1/			
		7	6	5	4		3	2	1	0
		WRITE STATE MACHINE STATUS <u>2</u> / (WSMS)	OPERATION SUSPEND STATUS (OSS)	DEVICE OPERATION STATUS (DOS)	DEVICE SLEEP STATUS (DSS)	MATRIX 5/4	QUEUE STATUS (QS)	PAGE BUFFER AVAILABLE STATUS 7/ (PBAS)	PAGE BUFFER STATUS (PBS)	PAGE BUFFER SELECT STATUS (PBSS)
1 =	0 0 = <u>3</u> / 0 1 =	Ready	Operation suspended	Operation unsuccessful	Device in sleep	Operation successful or currently running 4/	Queue full	One or two page buffers available	Selected page buffer ready	Page buffer 1 selected
	3/					sleep mode or pending sleep <u>5</u> /				
0 =	10= <u>3</u> /	Busy	Operation in	Operation successful	Device not in	Operation unsuccessful	Queue available	No page buffer	Selected page	Page buffer O
	1 1 = <u>3</u> /		progress/ completed	or currently running	sleep	Operation unsuccessful or aborted 6/		available	buffer busy <u>8</u> /	selected

- arDelta When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.
- RY/BY# or the WSMS bit must be checked to determine completion of an operation (block lock, suspend, any RY/BY# reconfiguration, upload status bits, erase or data write) before the appropriate status bit (OSS or DOS) is checked for success.
- These logic outputs apply to MATRIX 5/4 only.
- If operation currently running, then GSR.7 = 0.
- If device pending sleep, then GSR.7 = 0.
- Operation aborted: unsuccessful due to abort command.
- The device contains two page buffers.
- Selected page buffer is currently busy with WSM operation.

FIGURE 3. Truth tables - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

DESC FORM 193A

JUL 94

9004708 0016248 692 📟

Status register definitions - continued.

				·	Block statu	s register <u>1</u> /				
		7	6	6 5			3	2	1	0
		BLOCK STATUS 2/ (BS)	BLOCK LOCK STATUS (BLS)	BLOCK OPERATION STATUS (BOS)	BLOCK OPERATION ABORT STATUS 3/ (BOAS)	MATRIX 5/4	QUEUE STATUS (QS)	V _{PP} STATUS (V _{PPS})	V _{PP} LEVEL <u>4</u> / (V _{PPL})	R
1 =	0 0 = <u>4</u> /	Ready	Block unlocked for write/erase	Operation unsuccessful	Operation aborted	Operation successful or currently running	Queue full	V _{pp} error detect; operation abort	V _{PP} detected at 5.0 V ± 10%	5/
	0 1 = 4/					Not a valid combination				
0 =	1 0 = 4/	Busy	Block locked for	Operation successful	Operation not	Operation unsuccessful	Queue availa	V _{PP} okay	V _{PP} detected	5/
	1 1 = 4/		write/erase	or currently running	aborted	Operation aborted <u>6</u> /	ble		at 12.0 V ± 5%	

- When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular 1/ block. GSR.7 provides indication when all queued operations are completed.
- RY/BY# output or the BS bit must be checked to determine completion of an operation (block lock, suspend, erase or data write) before the appropriate status bit (BOS or BLS) is checked for success.
- The BOAS bit will not be set until BSR.7 = 1.
- The BSR.1 is not guaranteed to report accurate feedback between the $V_{\rm PPH1}$ and $V_{\rm PPH2}$ voltage ranges. Writes and erases with $V_{\rm PP}$ between $V_{\rm PPL}$ (max.) and $V_{\rm PPH1}$ (min.), between $V_{\rm PPH1}$ (max.) and $V_{\rm PPH2}$ (min.), and above $V_{\rm PPH2}$ (max.) produce spurious results and should not be attempted. These bits are reserved for future use; mask them out when polling the BSR's.
- Operation halted via abort command.

Device configuration code

	7	6	5	4	3	2	1	0
:	R	R	R	R	R	RY/BY# CONFIGURATION	RY/BY# CONFIGURATION	RY/BY# CONFIGURATION
0 0 1 =	1/	1/	1/	1/	Ŋ	Level mode (default)	Level mode (default)	Level mode (default)
0 1 0 =						Pulse-on-write	Pulse-on- write	Pulse-on- write
0 1 1 =					,	Pulse-on-erase	Pulse-on- erase	Pulse-on- erase
1 0 0 =						RY/BY# disabled	RY/BY# disabled	RY/BY# disabled
1 0 1 =						Pulse-on- write/erase	Pulse-on- write/erase	Pulse-on- write/erase

These bits are reserved for future use; mask them out when reading the device configuration code. Set these bits to "O" when writing the desired RY/BY# configuration to the device.


FIGURE 3. <u>Truth tables</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

DESC FORM 193A


JUL 94


9004708 0016249 529





JUL 94

. 9004708 0016250240 **=**











NOTES: AC testing (V_{CC} = 5.0 V \pm 10%): Inputs are driven at V_{OH} (2.4 VTTL) for a logic "0". Input timing begins at V_{IH} (2.0 VTTL) and V_{IL} (0.8 VTTL). Output timing ends at VIH and VIL. Input rise and fall times (10% to 90%) < 10 ns.

AC testing (V_{CC} = 5.0 V \pm 5% and 3.3 V \pm 5%): Inputs are driven at 3.0 V for a logic "1" and 0.0 V for a logic "0". Input timing begins, and output timing ends, at 1.5 volts. Input rise and fall times (10% to 90%) < 10 ns.

FIGURE 5. Switching test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23





NOTE: See note 4 on sheet 27.

BYTE# (F) (HIGH)

FIGURE 5. Switching test circuit and waveforms - cntinued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25





FIGURE 5. Switching test circuit and waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	·	REVISION LEVEL	SHEET 26

JUL 94


9004708 0016254 996 🚥




9004708 0016255 822



WE# and CE# controlled page buffer write timing waveforms respectively





NOTE: See note 4 on sheet 26.

FIGURE 5. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

DESC FORM 193A

JUL 94

🗖 9004708 0016257 6T5 📟

- 4.3 Qualification inspection for device classes N, Q, and V. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures and all input and output terminals tested.
- d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- e. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device classes N, Q, and V, performance of O/V (latch-up) testing shall be as specified in the manufacturer's QM plan, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- f. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified, (except devices submitted for groups C and D testing and devices to be archived, i.e., devices not to be sold).
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C and shall consist of test specified in table IIB herein.

4.4.2.1 Additional criteria for device class M.

- a. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - (1) The device selected for testing shall be programmed with a checkerboard pattern or equivalent.
 - (2) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - (3) $T_A = +125$ °C, minimum.
 - (4) Test duration: 1,000 hours, except as specified in method 1005 of MIL-STD-883.
- b. All devices requiring end-point electrical testing shall be programmed with a checkerboard or equivalent alternating bit pattern.
- c. After the completion of all testing, the devices shall be cleared and verified prior to delivery (except devices submitted for group D testing and devices to be archived, i.e., devices not to be sold).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 30

DESC FORM 193A

JUL 94

9004708 0016258 531

TABLE IIA. <u>Electrical test requirements</u>. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (per method 5005, table I)	(Subgroups per MIL-I-3853 table III)	5,
		Device class M	Device class N	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)				1,7,9 or 2,8A,10
2	Static burn-in I method 1015	Not required	Not required	Not required	Not required
3	Same as line 1				1*,7* △
4	Dynamic burn-in (method 1015)	Required	Required	Required	Required
5	Same as line 1				1*,7* ∆
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,8A,10	2,8A,10	2,8A,10	1,2,3,7, 8A,8B,9,10, 11 Δ
9	Group D end-point electrical parameters	2,8A,10	2,8A,10	2,8A,10	2,3,7 8A,8B
10	Group E end-point electrical parameters	179	179	179	179

Blank spaces indicate test are not applicable.

Any or all subgroups may be combined when using high-speed testers.

Subgroups 7 and 8 functional tests shall verify the truth table.

* Indicates PDA applies to subgroups 1 and 7.

** See 4.4.1c.

Δ Indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device class V, performance of delta tests and limits shall be as specified in the manufacturer's QM plan. See 4.4.1e.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 31

DESC FORM 193A JUL 94

9004708 0016259 478

- 4.4.2.2 <u>Additional criteria for device classes N, Q, and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-1-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-1-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein. The devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices to be archived, i.e., devices not to be sold).
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes N, Q, and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

Test 1/	All device types	
I _{CCS} standby	±10 percent of specified value in table I.	
LI	±10 percent of specified value in table I.	
¹ LO	±10 percent of specified value in table I.	

TABLE IIB. Delta limits at 25°C.

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine delta.

- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate figures and tables herein.
- 4.5.1 <u>Erasing procedures</u>. The erasing procedures shall be as specified by the device manufacturer and shall be available upon request.
- 4.5.2 <u>Programming procedure</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
- 4.6 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes N, Q, and V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 32

DESC FORM 193A

JUL 94

9004708 0016260 19T 🖿

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535.

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95625
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 33

DESC FORM 193A

JUL 94

9004708 0016261 026

6.5.2 <u>Timing parameter abbreviations</u>. All timing abbreviations use lower case characters with upper case subscripts. The initial character is always "t" and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal specify the signal name and the signal transition. Thus the format is:

Signal name from which interval is defined

Transition direction for first signal

Signal name to which interval is defined

Transition direction for second signal

- a. Signal definitions:
 - A = Address
 - D = Data in
 - Q = Data out
 - W = Write enable
 - E = Chip enable
 - G = Output enable
 - P = Reset/Deep powerdown
- b. Transition definitions:
 - H = Transition to high
 - L = Transition to low
 - V = Transition to valid
 - X = Transition to invalid or don't care
 - Z = Transition to off (high impedance)

6.5.3 Waveforms.

WAVEFORM SYMBOL	INPUT	OUTPUT
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WIIL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 34

DESC FORM 193A

JUL 94 9004708 0016262 T62 **11**

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(N, Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95625
		REVISION LEVEL	SHEET 35

DESC FORM 193A

JUL 94

■ 9004708 0016263 9T9 **■**