

DATA SHEET

HM 65641

8 k x 8 VERY LOW POWER CMOS SRAM

FEATURES

- **FAST ACCESS TIME**
 MILITARY/INDUSTRIAL : 70/85 ns (max)
 COMMERCIAL : 55/70 ns (max)
- **VERY LOW POWER CONSUMPTION**
 ACTIVE : 125 mW (typ)
 STANDBY : 2.0 μ W (typ)
 DATA RETENTION : 0.8 μ W (typ)
- **WIDE TEMPERATURE RANGE** : - 55 TO + 125°C
- **600 MILS WIDTH PACKAGE**
- **TTL COMPATIBLE INPUTS AND OUTPUTS**
- **ASYNCHRONOUS**
- **SINGLE 5 VOLT SUPPLY**
- **EQUAL CYCLE AND ACCESS TIME**
- **GATED INPUTS : NO PULL-UP/DOWN RESISTORS ARE REQUIRED**
- **LATCH UP IMMUNE**
- **RADIATION TOLERANT**

DESCRIPTION

The HM-65641 is a very low power CMOS static RAM organized as 8192 x 8 bits. It is manufactured using the MHS high performance CMOS technology. The HM-65641 is a "Pure CMOS SRAM" utilising an array of six transistor (6T) memory cells permitting an extremely low standby supply current (typical value = 0.1 μ A) over the full temperature range. The high stability of the 6T cell provides an excellent protection against soft errors due to noise. Easy memory expansion

is provided by an active low chip select ($\overline{CS1}$), an active high chip select (CS2), an active low output enable (OE) and three state drivers.

All inputs and outputs of the HM-65641 are TTL compatible and operate from single 5 V supply thus simplifying system design.


The HM-65641 is processed following the test methods of MIL STD 883C.

PACKAGES


Plastic 600 mils, 28 pins, DIL.
 Ceramic 600 mils, 28 pins, DIL.

LCC, 32 pins.


Pinout DIL 28 pins (top view)



Pinout LCC 32 pins (top view)




LOGIC SYMBOL



6

BLOCK DIAGRAM



6

PIN NAMES

A0-A12 : Address inputs	$\overline{CS1}$: Chip Select 1
I/O0-I/O7 : Input/Output	CS2 : Chip Select 2
Vcc : Power	\overline{OE} : Output Enable
Gnd : Ground	W : Write enable

TRUTH TABLE

CS1	CS2	\overline{OE}	W	DATA-IN	DATA-OUT	MODE
H	X	X	X	Z	Z	Deselect
L	H	L	H	Z	Valid	Read
L	H	X	L	Valid	Z	Write
L	H	H	H	Z	Z	Output disable

L = low, H = high, X = H or L, Z = high impedance.



ABSOLUTE MAXIMUM RATINGS

Supply voltage to GND potential : -0.5 V to $+7.0\text{ V}$
 Input or Output voltage applied : $(\text{Gnd} - 0.3\text{ V})$ to $(\text{Vcc} + 0.3\text{ V})$
 Storage temperature : -65°C to $+150^{\circ}\text{C}$

OPERATING RANGE

		OPERATING VOLTAGE	OPERATING TEMPERATURE
Military	(- 2)	$\text{Vcc} \pm 10\%$	-55°C to $+125^{\circ}\text{C}$
Industrial	(- 9)	$\text{Vcc} \pm 10\%$	-40°C to $+85^{\circ}\text{C}$
Commercial	(- 5)	$\text{Vcc} \pm 10\%$	0°C to $+70^{\circ}\text{C}$

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Gnd	Ground	0.0	0.0	0.0	V
VIL	(1) Input low voltage	-0.3	0.0	0.8	V
VIH	Input high voltage	2.2	3.5	$\text{Vcc} + 0.3\text{ V}$	V

Note : 1. VIL min = -0.3 V or -1.0 V pulse width 50 ns.

CAPACITANCE

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Cin	(2) Input capacitance	-	-	8	pF
Cout	(2) Output capacitance	-	-	8	pF

Note : 2. TA = 25°C , f = 1 MHz, Vcc = 5.0 V, these parameters are not 100 % tested.

6

ELECTRICAL CHARACTERISTICS DC PARAMETER

PARAMETER		DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
IIX	(3)	Input leakage current	- 1.0	-	1.0	μ A
IOZ	(3)	Output leakage current	- 1.0	-	1.0	μ A
VOL	(4)	Output low voltage	-	-	0.4	V
VOH	(4)	Output high voltage	2.4	-	-	V

Notes : 3. Gnd < VIN < Vcc, Gnd < Vout < Vcc Output disabled.
4. Vcc min, IOL = 4.0 mA, IOH = 1.0 mA.

Consumption for Commercial specification (- 5) :

SYMBOL		PARAMETER	65641 B-5	65641 S-5	65641 -5	65641 C-5	UNIT	VALUE
ICCSB	(5)	Standby supply current	8.0	10.0	8.0	10.0	mA	max
ICCSB1	(6)	Standby supply current	1.0	100.0	1.0	100.0	μ A	max
ICC	(7)	Operating supply current	8.0	12.0	8.0	12.0	mA	max
ICCOB	(8)	Operating supply current	135.0	135.0	125.0	125.0	mA	max

Consumption for Industrial specification (- 9) :

SYMBOL		PARAMETER	65641 B-9	65641 S-9	65641 -9	65641 C-9	UNIT	VALUE
ICCSB	(5)	Standby supply current	8.0	10.0	8.0	10.0	mA	max
ICCSB1	(6)	Standby supply current	5.0	100.0	5.0	100.0	μ A	max
ICC	(7)	Operating supply current	8.0	12.0	8.0	12.0	mA	max
ICCOB	(8)	Operating supply current	135.0	135.0	125.0	125.0	mA	max

Consumption for Military specification (- 2) :

SYMBOL		PARAMETER	65641 B-2	65641 S-2	65641 -2	65641 C-2	UNIT	VALUE
ICCSB	(5)	Standby supply current	8.0	10.0	8.0	10.0	mA	max
ICCSB1	(6)	Standby supply current	50.0	500.0	50.0	500.0	μ A	max
ICC	(7)	Operating supply current	8.0	12.0	8.0	12.0	mA	max
ICCOB	(8)	Operating supply current	135.0	135.0	125.0	125.0	mA	max

Notes : 5. CS1 \geq VIH, CS2 \leq VIL.
6. CS1 \geq Vcc - 0.3 V, CS2 \leq 0.3 V, Iout = 0 mA.
7. CS1 \leq VIL, CS2 \leq VIH, Iout = 0 mA, Vin = Gnd/Vcc.
8. Vcc max, Iout = 0 mA, f = max, Vin = Gnd/Vcc

DATA RETENTION MODE


MHS CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1. Chip select (\overline{CS}) must be held high during data retention ; within V_{CC} to $V_{CC} + 0.3 V$.
2. Output Enable (\overline{OE}) should be held high to keep the

RAM outputs high impedance, minimizing power dissipation.

3. \overline{CS} and \overline{OE} must be kept between $V_{CC} + 0.3 V$ and 70 % of V_{CC} during the power up and power down transitions.
4. The RAM can begin operation > 55 ns after V_{CC} reaches the minimum operating voltage (4.5 V).

TIMING



DATA RETENTION CHARACTERISTICS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
VCCDR	Vcc for data retention	2.0	-	-	V
TCDR	Chip deselect to data retention time	0.0	-	-	ns
TR	Operation recovery time	TAVAV (10)	-	-	ns
ICCDR1 (11)	Data retention current				
	2.0 V : HM-65641 (B)-5	-	0.1	1.0	μA
	HM-65641 (B)-9	-	0.1	3.0	μA
	HM-65641 (B)-2	-	0.1	20.0	μA
	HM-65641S/C-5	-	0.1	30.0	μA
ICCDR2 (11)	Data retention current				
	3.0 V : HM-65641 (B)-5	-	0.3	1.0	μA
	HM-65641 (B)-9	-	0.3	3.0	μA
	HM-65641 (B)-2	-	0.3	30.0	μA
	HM-65641S/C-5	-	0.3	50.0	μA
	HM-65641S/C-9	-	0.3	50.0	μA
	HM-65641S/C-2	-	0.3	300.0	μA

Notes : 9. TA = 25°C.
 10. TAVAV = Read cycle time.
 11. CS = Vcc, Vin = Gnd/Vcc, this parameter is only tested to Vcc = 2 V.

6



ELECTRICAL CHARACTERISTICS AC PARAMETERS

AC CONDITIONS :

Input pulse levels : Gnd to 3.0 V
 Input rise : 5 ns

Input timing reference levels : 1.5 V
 Output load : 1 TTL gate + 100 pF

WRITE CYCLE : Commercial specification


SYMBOL	PARAMETER	65641 B-5	65641 S-5	65641 -5	65641 C-5	UNIT	VALUE
TAVAV	Write cycle time	55	55	70	70	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	45	45	55	55	ns	min
TDVWH	Data set-up time	20	20	25	25	ns	min
TEL1WH	CS1 low to write end	50	50	55	55	ns	min
TEH2WH	CS2 high to write end	50	50	55	55	ns	min
TWLQZ (12)	Write low to high Z	25	25	30	30	ns	max
TWLWH	Write pulse width	45	45	55	55	ns	min
TWHAX	Address hold to end of write	5	5	5	5	ns	min
TWHDX	Data hold time	5	5	5	5	ns	min
TWHQX (12)	Write high to low Z	5	5	5	5	ns	min

WRITE CYCLE : Industrial and Military specification

SYMBOL	PARAMETER	65641 B-9/2	65641 S-9/2	65641 -9/2	65641 C-9/2	UNIT	VALUE
TAVAV	Write cycle time	70	70	85	85	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	55	55	70	70	ns	min
TDVWH	Data set-up time	25	25	30	30	ns	min
TEL1WH	CS1 low to write end	55	55	70	70	ns	min
TEH2WH	CS2 high to write end	55	55	70	70	ns	min
TWLQZ (12)	Write low to high Z	30	30	40	40	ns	max
TWLWH	Write pulse width	55	55	70	70	ns	min
TWHAX	Address hold to end of write	5	5	5	5	ns	min
TWHDX	Data hold time	5	5	5	5	ns	min
TWHQX (12)	Write high to low Z	5	5	5	5	ns	min

Note : 12. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

6



6

The internal write time of the memory is defined by the overlap of CS₁ LOW, CS₂ HIGH and W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input

setup and hold timing should be referenced to the rising edge of the signal that terminates the write. Data out is HIGH impedance if OE = VIH.

READ CYCLE : Commercial specification


SYMBOL	PARAMETER	65641 B-5	65641 S-5	65641 -5	65641 C-5	UNIT	VALUE
TAVAV	Read cycle time	55	55	70	70	ns	min
TAVQV	Address access time	55	55	70	70	ns	max
TAVQX	Address valid to low Z	3	3	3	3	ns	min
TEL1QV	Chip-select 1 access time	55	55	70	70	ns	max
TEH2QV	Chip-select 2 access time	55	55	70	70	ns	max
TEL1QX	$\overline{CS1}$ low to low Z	5	5	5	5	ns	max
TEH2QX	CS2 high to low Z	5	5	5	5	ns	max
TEH1QZ	CS1 high to high Z	25	25	30	30	ns	max
TEL2QZ	CS2 low to high Z	25	25	30	30	ns	max
TGLQV	Ouput Enable access time	25	25	30	30	ns	max
TGLQX	\overline{OE} low to low Z	5	5	5	5	ns	min
TGHQZ	\overline{OE} high to high Z	25	25	30	30	ns	max

READ CYCLE : Industrial and Military specification


SYMBOL	PARAMETER	65641 B-9/2	65641 S-9/2	65641 -9/2	65641 C-9/2	UNIT	VALUE
TAVAV	Read cycle time	70	70	85	85	ns	min
TAVQV	Address access time	70	70	85	85	ns	max
TAVQX	Address Valid to low Z	3	3	3	3	ns	min
TEL1QV	Chip-select 1 access time	70	70	85	85	ns	max
TEH2QV	Chip-select 2 access time	70	70	85	85	ns	max
TEL1QX	$\overline{CS1}$ low to low Z	5	5	5	5	ns	max
TEH2QX	CS2 high to low Z	5	5	5	5	ns	max
TEH1QZ	CS1 high to high Z	30	30	40	40	ns	max
TEL2QZ	CS2 LOW to high Z	30	30	40	40	ns	max
TGLQV	Ouput Enable access time	30	30	40	40	ns	max
TGLQX	\overline{OE} low to low Z	5	5	5	5	ns	min
TGHQZ	\overline{OE} high to high Z	30	30	40	40	ns	max

6


READ CYCLE nb 1



READ CYCLE nb 2



READ CYCLE nb 3



6

ORDERING INFORMATION

Package	Device Type	Grade	Level
HM1	65641	B	-5
0 - Chip form 1 - Ceramic 28 pins 600 mils 3 - Plastic 28 pins 600 mils 4 - LCC 32 pins	8 k x 8 very low power static RAM	B = high speed/low current S = high speed/standard current Blank : standard speed/low current C : standard	- 5 : Commercial - 5+ : Commercial with B.I. - 9 : Industrial - 9+ : Industrial with B.I. - 2 : Military - 8 : Military with B.I. (B.I. = Burn-in)

BURN-IN SCHEMATICS

