

June 1989

# 5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

### **General Description**


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is trans-

ferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Features**

Alternate Military/Aerospace device (5476) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

### **Connection Diagram**



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See NS Package Number J16A, N16E or W16A

#### **Function Table**

	Inputs					Outputs		
PR	CLR	CLK	J	κ	Q	Q		
L	Н	X	Х	Х	Н	L		
Н	L	X	X	X	L	Н		
L	L	X	Х	Х	H*	H*		
Н	н	$\Box$	L	L	$Q_0$	$\overline{Q}_0$		
Н	н		Н	L	Н	L		
Н	н		L	Н	L	Н		
Н	н	7.	Н	Н	To	ggle		

- H = High Logic Level
- L = Low Logic Level
- X = Either Low or High Logic Level
- ¬

   Positive pulse data. The J and K inputs must be held constant while
  the clock is high. Data is transferred to the outputs on the falling edge of the
  clock pulse.
- \* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.
- $\mathbf{O}_0 = \mathsf{The}$  output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

© 1995 National Semiconductor Corporation TL/F/6528

RRD-B30M105/Printed in U. S. A.

#### **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		DM5476			DM7476			Units
Symbol	Fair	ameter	Min	Nom	Max	Min	Nom	Max	Oilles
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Inpu	t Voltage	2			2			V
V <sub>IL</sub>	Low Level Input	t Voltage			0.8			0.8	V
Гон	High Level Outp	out Current			-0.4			-0.4	mA
loL	Low Level Outp	ut Current			16			16	mA
f <sub>CLK</sub>	Clock Frequenc	y (Note 6)	0		15	0		15	MHz
t <sub>W</sub>	Pulse Width	Clock High	20			20			
	(Note 6)	Clock Low	47			47			ns
		Preset Low	25			25			113
		Clear Low	25			25			
tsu	Input Setup Tim	ne (Notes 1 & 6)	0↑			0↑			ns
t <sub>H</sub>	Input Hold Time	(Notes 1 & 6)	01			οţ			ns
TA	Free Air Operat	ing Temperature	-55		125	0		70	°C

## **Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditi	ons	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> =	= -12 mA			<b>-1.5</b>	٧
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{Ol}$ $V_{IH} = Min, V_{IL}$			0.2	0.4	V
lı	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub>	= 5.5V			1	mA
l <sub>IH</sub>	High Level Input	V <sub>CC</sub> = Max	J, K			40	
	Current	$V_{I} = 2.4V$	Clock			80	μΑ
			Clear			80	
			Preset			80	
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max	J, K			-1.6	
	Current	$V_I = 0.4V$	Clock			-3.2	mA
		(Note 5)	Clear			-3.2	] ""
			Preset			-3.2	
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-55	mA
	Output Current	(Note 3)	DM74	-18		-55	] "'^
Icc	Supply Current	V <sub>CC</sub> = Max (No	ote 4)		18	34	mA

Note 1: The symbol ( $\uparrow$ ,  $\downarrow$ ) indicates the edge of the clock pulse is used for reference ( $\uparrow$ ) for rising edge, ( $\downarrow$ ) for falling edge.

Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 3: Not more than one output should be shorted at a time.


Note 4: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement the clock input is grounded.


Note 5: Clear is measured with preset high and preset is measured with clear high.

Note 6:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Symbol	Parameter	From (Input) To (Output)	R <sub>L</sub> = C <sub>L</sub> =	Units	
			Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		15		MHz
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Preset to ℚ		40	ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	Clear to ℚ		25	ns
<sup>t</sup> PHL	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns


## Physical Dimensions inches (millimeters)





SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

Europe Fax: (+49) 0-180-530 85 86 Email: onjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Tel Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications