


Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier

AD8610/AD8620

FUNCTIONAL BLOCK DIAGRAMS

8-Lead MSOP and SOIC (RM-8 and R-8 Suffixes)



8-Lead SOIC (R-8 Suffix)



FEATURES

Low Noise 6 nV/√Hz Low Offset Voltage: 100 μV Max Low Input Bias Current 10 pA Max Fast Settling: 600 ns to 0.01% Low Distortion Unity Gain Stable No Phase Reversal Dual-Supply Operation: ±5 V to ±13 V

APPLICATIONS

Photodiode Amplifier ATE Instrumentation Sensors and Controls High Performance Filters Fast Precision Integrators High Performance Audio

GENERAL DESCRIPTION

The AD8610/AD8620 is a very high precision JFET input amplifier featuring ultralow offset voltage and drift, very low input voltage and current noise, very low input bias current, and wide bandwidth. Unlike many JFET amplifiers, the AD8610/AD8620 input bias current is low over the entire operating temperature range. The AD8610/AD8620 is stable with capacitive loads of over 1000 pF in noninverting unity gain; much larger capacitive loads can be driven easily at higher noise gains. The AD8610/AD8620 swings to within 1.2 V of the supplies even with a 1 k Ω load, maximizing dynamic range even with limited supply voltages. Outputs slew at 50 V/µs in either inverting or noninverting gain configurations, and settle to 0.01% accuracy in less than 600 ns. Combined with the high input impedance, great precision, and very high output drive, the

AD8610/AD8620 is an ideal amplifier for driving high performance A/D inputs and buffering D/A converter outputs.

Applications for the AD8610/AD8620 include electronic instruments; ATE amplification, buffering, and integrator circuits; CAT/MRI/ultrasound medical instrumentation; instrumentation quality photodiode amplification; fast precision filters (including PLL filters); and high quality audio.

The AD8610/AD8620 is fully specified over the extended industrial (-40°C to +125°C) temperature range. The AD8610 is available in the narrow 8-lead SOIC and the tiny MSOP8 surface-mount packages. The AD8620 is available in the narrow 8-lead SOIC package. MSOP8 packaged devices are available only in tape and reel.

REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

$\label{eq:AD8610/AD8620} \textbf{SPECIFICATIONS} (@ v_{s} = \pm 5.0 \text{ V}, v_{\text{CM}} = 0 \text{ V}, T_{\text{A}} = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS Offset Voltage (AD8610B)	V _{os}	$-40^{\circ}C < T_A < +125^{\circ}C$		45 80	100 200	μV μV
Offset Voltage (AD8620B)	Vos			45 80	150	μV
Offset Voltage (AD8610A/AD8620A)	V _{OS}	$-40^{\circ}C < T_A < +125^{\circ}C$ $+25^{\circ}C < T_A < 125^{\circ}C$		80 85 90	300 250 350	μV μV μV
Input Bias Current	I _B	$-40^{\circ}C < T_A < +125^{\circ}C$ $-40^{\circ}C < T_A < +85^{\circ}C$	-10 -250	150 +2 +130	850 +10 +250	μV pA pA
Input Offset Current	I _{OS}	$-40^{\circ}C < T_A < +125^{\circ}C$ $-40^{\circ}C < T_A < +85^{\circ}C$ $-40^{\circ}C < T_A < +125^{\circ}C$	-2.5 -10 -75 -150	+1.5 +1 +20 +40	+2.5 +10 +75 +150	nA pA pA pA
Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift (AD8610B) Offset Voltage Drift (AD8620B) Offset Voltage Drift (AD8610A/AD8620A)	$\begin{array}{c} CMRR\\ A_{VO}\\ \Delta V_{OS}/\Delta T\\ \Delta V_{OS}/\Delta T\\ \Delta V_{OS}/\Delta T \end{array}$	$V_{CM} = -2.5 V \text{ to } +1.5 V$ $R_{L} = 1 k\Omega, V_{O} = -3 V \text{ to } +3 V$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$	$ \begin{array}{c} -2 \\ 90 \\ 100 \end{array} $	95 180 0.5 0.5 0.8	+3 1 1.5 3.5	V dB V/mV μV/°C μV/°C μV/°C
OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Output Current	V _{OH} V _{OL} I _{OUT}	$ \begin{array}{l} R_{\rm L} = 1 \ {\rm k}\Omega, -40^{\circ}{\rm C} < {\rm T}_{\rm A} < +125^{\circ}{\rm C} \\ R_{\rm L} = 1 \ {\rm k}\Omega, -40^{\circ}{\rm C} < {\rm T}_{\rm A} < +125^{\circ}{\rm C} \\ {\rm V}_{\rm OUT} > \pm 2 \ {\rm V} \end{array} $	3.8	$4 \\ -4 \\ \pm 30$	-3.8	V V mA
POWER SUPPLY Power Supply Rejection Ratio Supply Current/Amplifier	PSRR I _{SY}	$V_{S} = \pm 5 V \text{ to } \pm 13 V$ $V_{O} = 0 V$ $-40^{\circ}C < T_{A} < +125^{\circ}C$	100	110 2.5 3.0	3.0 3.5	dB mA mA
DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product Settling Time	SR GBP t _s	$R_L = 2 k\Omega$ $A_V = +1, 4 V$ Step, to 0.01%	40	50 25 350		V/µs MHz ns
NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density	e _n p-p e _n i _n	0.1 Hz to 10 Hz f = 1 kHz f = 1 kHz		1.8 6 5		µV p-p nV/√Hz fA/√Hz
Input Capacitance Differential Common-Mode	C _{IN}			8 15		pF pF
Channel Separation f = 10 kHz f = 300 kHz	Cs			137 120		dB dB

Specifications subject to change without notice.

ELECTRICAL SPECIFICATIONS (@ $V_s = \pm 13 V$, $V_{CM} = 0 V$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS Offset Voltage (AD8610B)	V _{OS}	$-40^{\circ}C < T_A < +125^{\circ}C$		45 80	100 200	μV μV
Offset Voltage (AD8620B)	V _{OS}	$-40^{\circ}C < T_A < +125^{\circ}C$		45 80	150 300	μV
Offset Voltage (AD8610A/AD8620A)	V _{os}			85	250	μV μV
Input Bias Current	I _B	$\begin{array}{l} +25^{\circ}\mathrm{C} < \mathrm{T_{A}} < 125^{\circ}\mathrm{C} \\ -40^{\circ}\mathrm{C} < \mathrm{T_{A}} < +125^{\circ}\mathrm{C} \\ -40^{\circ}\mathrm{C} < \mathrm{T_{A}} < +85^{\circ}\mathrm{C} \end{array}$	-10 -250	90 150 +3 +130	350 850 +10 +250	μV μV pA pA
Input Offset Current	I _{OS}	$-40^{\circ}C < T_A < +125^{\circ}C$ $-40^{\circ}C < T_A < +85^{\circ}C$ $-40^{\circ}C < T_A < +125^{\circ}C$	-3.5 -10 -75 -150	+1.5 +20 +40	+3.5 +10 +75 +150	nA pA pA pA
Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift (AD8610B) Offset Voltage Drift (AD8620B) Offset Voltage Drift (AD8610A/AD8620A)	CMRR A _{VO} ΔV _{OS} /ΔT ΔV _{OS} /ΔT ΔV _{OS} /ΔT	$V_{CM} = -10 V \text{ to } +10 V$ $R_{L} = 1 k\Omega, V_{O} = -10 V \text{ to } +10 V$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$ $-40^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$	-10.5 90 100	110 200 0.5 0.5 0.8	+10.5 1 1.5 3.5	V dB V/mV μV/°C μV/°C μV/°C
OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Output Current Short Circuit Current	$V_{OH} \\ V_{OL} \\ I_{OUT} \\ I_{SC}$	$ \begin{array}{l} R_{\rm L} = 1 \ {\rm k}\Omega, -40^{\circ}{\rm C} < {\rm T}_{\rm A} < +125^{\circ}{\rm C} \\ R_{\rm L} = 1 \ {\rm k}\Omega, -40^{\circ}{\rm C} < {\rm T}_{\rm A} < +125^{\circ}{\rm C} \\ {\rm V}_{\rm OUT} > 10 \ {\rm V} \end{array} $	+11.75	+11.84 -11.84 ±45 ±65	-11.75	V V mA mA
POWER SUPPLY Power Supply Rejection Ratio Supply Current/Amplifier	PSRR I _{SY}	$V_{S} = \pm 5 V \text{ to } \pm 13 V$ $V_{O} = 0 V$ $-40^{\circ}C < T_{A} < +125^{\circ}C$	100	110 3.0 3.5	3.5 4.0	dB mA mA
DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product Settling Time	SR GBP t _s	$R_L = 2 k\Omega$ $A_V = 1, 10 V$ Step, to 0.01%	40	60 25 600		V/µs MHz ns
NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density Input Capacitance	$e_n p-p$ e_n i_n C_{IN}	0.1 Hz to 10 Hz f = 1 kHz f = 1 kHz		1.8 6 5		µV p-p nV/√Hz fA/√Hz
Differential Common-Mode Channel Separation	C _{IN} C _S			8 15		pF pF
f = 10 kHz f = 300 kHz				137 120		dB dB

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Input Voltage V_{S-} to V_{S+}
Differential Input Voltage ± Supply Voltage
Output Short-Circuit Duration to GND Indefinite
Storage Temperature Range
R, RM Packages65°C to +150°C
Operating Temperature Range
AD8610/AD862040°C to +125°C
Junction Temperature Range
R, RM Packages $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature Range (Soldering, 10 sec) 300°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

θ_{JA}^*	θ_{JC}	Unit
190 158	44 43	°C/W °C/W
	5	190 44

 ${}^{*}\theta_{JA}$ is specified for worst-case conditions; i.e., θ_{JA} is specified for a device soldered in circuit board for surface-mount packages.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8610AR	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610AR-REEL	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610AR-REEL7	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	B0A
AD8610ARM-R2	-40°C to +125°C	8-Lead MSOP	RM-8	B0A
AD8610ARZ*	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610ARZ-REEL*	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610ARZ-REEL7*	–40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BR	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BR-REEL	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BR-REEL7	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BRZ*	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BRZ-REEL*	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8610BRZ-REEL7*	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620AR	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620AR-REEL	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620AR-REEL7	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620BR	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620BR-REEL	-40°C to +125°C	8-Lead SOIC	RN-8	
AD8620BR-REEL7	-40°C to +125°C	8-Lead SOIC	RN-8	


*Pb-free part

CAUTION _


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8610/AD8620 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics-AD8610/AD8620




TPC 1. Input Offset Voltage at ± 13 V




TPC 2. Input Offset Voltage vs. Temperature at ±13 V (300 Amplifiers)




TPC 3. Input Offset Voltage at $\pm 5 V$




TPC 4. Input Offset Voltage vs. Temperature at ±5 V (300 Amplifiers)




TPC 5. Input Offset Voltage Drift




TPC 6. Input Bias Current vs. Common-Mode Voltage




TPC 7. Supply Current vs. Supply Voltage




TPC 8. Supply Current vs. Temperature at ±13 *V*




TPC 9. Supply Current vs. Temperature at $\pm 5 V$




TPC 10. Output Voltage to Supply Rail vs. Load




TPC 11. Output Voltage High vs. Temperature at ±5 V




TPC 12. Output Voltage Low vs. Temperature at $\pm 5 V$




TPC 13. Output Voltage High vs. Temperature at \pm 13 V




TPC 16. Closed-Loop Gain vs. Frequency




TPC 14. Output Voltage Low vs. Temperature at ±13 V





TPC 17. A_{VO} vs. Temperature at ± 13 V




TPC 15. Open-Loop Gain and Phase vs. Frequency









TPC 19. PSRR vs. Frequency at ±13 V




TPC 22. CMRR vs. Frequency




TPC 20. PSRR vs. Frequency at ±5 V




TPC 23. Positive Overvoltage Recovery




TPC 21. PSRR vs. Temperature




TPC 24. Negative Overvoltage Recovery




TPC 25. 0.1 Hz to 10 Hz Input Voltage Noise




TPC 26. Input Voltage Noise vs. Frequency




TPC 27. Z_{OUT} vs. Frequency







TPC 28. Z_{OUT} vs. Frequency




TPC 29. Input Bias Current vs. Temperature




TPC 31. Small Signal Overshoot vs. Load Capacitance









TPC 32. No Phase Reversal



TPC 30. Small Signal Overshoot vs. Load Capacitance





TPC 33. Large Signal Response at G = +1




TPC 35. –*SR at G = +1*

VOLTAGE - 5V/DIV





TIME – 1µs/DIV







Figure 1. Channel Separation Test Circuit

FUNCTIONAL DESCRIPTION

The AD8610/AD8620 is manufactured on Analog Devices, Inc.'s proprietary XFCB (eXtra Fast Complementary Bipolar) process. XFCB is fully dielectrically isolated (DI) and used in conjunction with N-channel JFET technology and trimmable thin-film resistors to create the world's most precise JFET input amplifier. Dielectrically isolated NPN and PNP transistors fabricated on XFCB have F_T greater than 3 GHz. Low T_C thin film resistors enable very accurate offset voltage and offset voltage tempco trimming. These process breakthroughs allowed Analog Devices' world class IC designers to create an amplifier with faster slew rate and more than 50% higher bandwidth at half of the current consumed by its closest competition. The AD8610 is unconditionally stable in all gains, even with capacitive loads well in excess of 1 nF. The AD8610B achieves less than 100 µV of offset and $1 \,\mu V^{\circ}C$ of offset drift, numbers usually associated with very high precision bipolar input amplifiers. The AD8610 is offered in the tiny 8-lead MSOP as well as narrow 8-lead SOIC surfacemount packages and is fully specified with supply voltages from ± 5 V to ± 13 V. The very wide specified temperature range, up to 125°C, guarantees superior operation in systems with little or no active cooling.

The unique input architecture of the AD8610 features extremely low input bias currents and very low input offset voltage. Low power consumption minimizes the die temperature and maintains the very low input bias current. Unlike many competitive JFET amplifiers, the AD8610/AD8620 input bias currents are low even at elevated temperatures. Typical bias currents are less than 200 pA at 85°C. The gate current of a JFET doubles every 10°C resulting in a similar increase in input bias current over temperature. Special care should be given to the PC board layout to minimize leakage currents between PCB traces. Improper layout and board handling generates leakage current that exceeds the bias current of the AD8610/AD8620.






Figure 2. AD8620 Channel Separation Graph

Power Consumption

A major advantage of the AD8610/AD8620 in new designs is the saving of power. Lower power consumption of the AD8610 makes it much more attractive for portable instrumentation and for high-density systems, simplifying thermal management, and reducing power supply performance requirements. Compare the power consumption of the AD8610/AD8620 versus the OPA627 in Figure 3.




Figure 3. Supply Current vs. Temperature

Driving Large Capacitive Loads

The AD8610 has excellent capacitive load driving capability and can safely drive up to 10 nF when operating with ± 5 V supply. Figures 4 and 5 compare the AD8610/AD8620 against the OPA627 in the noninverting gain configuration driving a 10 k Ω resistor and 10,000 pF capacitor placed in parallel on its output, with a square wave input set to a frequency of 200 kHz. The AD8610 has much less ringing than the OPA627 with heavy capacitive loads.






Figure 4. OPA627 Driving $C_L = 10,000 \text{ pF}$





The AD8610/AD8620 can drive much larger capacitances without any external compensation. Although the AD8610/AD8620 is stable with very large capacitive loads, remember that this capacitive loading will limit the bandwidth of the amplifier. Heavy capacitive loads will also increase the amount of overshoot and ringing at the output. Figures 7 and 8 show the AD8610/AD8620 and the OPA627 in a noninverting gain of +2 driving 2 μ F of capacitance load. The ringing on the OPA627 is much larger in magnitude and continues more than 10 times longer than the AD8610.




Figure 6. Capacitive Load Drive Test Circuit




Figure 7. OPA627 Capacitive Load Drive, $A_V = +2$




Figure 8. AD8610/AD8620 Capacitive Load Drive, $A_V = +2$

Slew Rate (Unity Gain Inverting vs. Noninverting)

Amplifiers generally have a faster slew rate in an inverting unity gain configuration due to the absence of the differential input capacitance. Figures 9 through 12 show the performance of the AD8610 configured in a gain of -1 compared to the OPA627. The AD8610 slew rate is more symmetrical, and both the positive and negative transitions are much cleaner than in the OPA627.




Figure 9. (+SR) of AD8610/AD8620 in Unity Gain of -1




Figure 10. (+SR) of OPA627 in Unity Gain of -1





Figure 11. (-SR) of AD8610/AD8620 in Unity Gain of -1





The AD8610 has a very fast slew rate of 60 V/µs even when configured in a noninverting gain of +1. This is the toughest condition to impose on any amplifier since the input common-mode capacitance of the amplifier generally makes its SR appear worse. The slew rate of an amplifier varies according to the voltage difference between its two inputs. To observe the maximum SR as specified in the AD8610 data sheet, a difference voltage of about 2 V between the inputs must be ensured. This will be required for virtually any JFET op amp so that one side of the op amp input circuit is completely off, maximizing the current available to charge and discharge the internal compensation capacitance. Lower differential drive voltages will produce lower slew rate readings. A JFET-input op amp with a slew rate of 60 V/µs at unity gain with $V_{IN} = 10$ V might slew at 20 V/µs if it is operated at a gain of +100 with $V_{IN} = 100$ mV.

The slew rate of the AD8610/AD8620 is double that of the OPA627 when configured in a unity gain of +1 (see Figures 13 and 14).




Figure 13. (+SR) of AD8610/AD8620 in Unity Gain of +1




Figure 14. (+SR) of OPA627 in Unity Gain of +1

The slew rate of an amplifier determines the maximum frequency at which it can respond to a large signal input. This frequency (known as full-power bandwidth, or FPBW) can be calculated from the equation:

$$FPBW = \frac{SR}{(2\pi \times V_{PEAK})}$$

for a given distortion (e.g., 1%).




Figure 15. AD8610 FPBW

Input Overvoltage Protection

When the input of an amplifier is driven below V_{EE} or above V_{CC} by more than one V_{BE}, large currents will flow from the substrate through the negative supply (V-) or the positive supply (V+), respectively, to the input pins, which can destroy the device. If the input source can deliver larger currents than the maximum forward current of the diode (>5 mA), a series resistor can be added to protect the inputs. With its very low input bias and offset current, a large series resistor can be placed in front of the AD8610 inputs to limit current to below damaging levels. Series resistance of 10 k Ω will generate less than 25 μ V of offset. This 10 k Ω will allow input voltages more than 5 V beyond either power supply. Thermal noise generated by the resistor will add 7.5 nV/ $\sqrt{\text{Hz}}$ to the noise of the AD8610. For the AD8610/AD8620, differential voltages equal to the supply voltage will not cause any problem (see Figure 15). In this context, it should also be noted that the high breakdown voltage of the input FETs eliminates the need to include clamp diodes between the inputs of the amplifier, a practice that is mandatory on many precision op amps. Unfortunately, clamp

diodes greatly interfere with many application circuits such as precision rectifiers and comparators. The AD8610 is free from these limitations.




Figure 16. Unity Gain Follower

No Phase Reversal

Many amplifiers misbehave when one or both of the inputs are forced beyond the input common-mode voltage range. Phase reversal is typified by the transfer function of the amplifier, effectively reversing its transfer polarity. In some cases, this can cause lockup and even equipment damage in servo systems, and may cause permanent damage or nonrecoverable parameter shifts to the amplifier itself. Many amplifiers feature compensation circuitry to combat these effects, but some are only effective for the inverting input. The AD8610/AD8620 is designed to prevent phase reversal when one or both inputs are forced beyond their input common-mode voltage range.




Figure 17. No Phase Reversal

THD Readings vs. Common-Mode Voltage

Total harmonic distortion of the AD8610/AD8620 is well below 0.0006% with any load down to 600 Ω . The AD8610/AD8620 outperforms the OPA627 for distortion, especially at frequencies above 20 kHz.




Figure 18. AD8610 vs. OPA627 THD + Noise @ $V_{CM} = 0 V$




Figure 19. THD + Noise vs. Frequency

Noise vs. Common-Mode Voltage

AD8610 noise density varies only 10% over the input range as shown in Table I.

Table I. Noise vs. Common-Mode Voltage

V_{CM} at F = 1 kHz (V)	Noise Reading (nV/\(\overline{Hz}\))
-10	7.21
-5	6.89
0	6.73
+5	6.41
+10	7.21

Settling Time

The AD8610 has a very fast settling time, even to a very tight error band, as can be seen from Figure 20. The AD8610 is configured in an inverting gain of +1 with 2 k Ω input and feedback resistors. The output is monitored with a 10 ×, 10 M, 11.2 pF scope probe.




Figure 20. AD8610 Settling Time vs. Error Band




Figure 21. OPA627 Settling Time vs. Error Band

The AD8610/AD8620 maintains this fast settling when loaded with large capacitive loads as shown in Figure 22.




Figure 22. AD8610 Settling Time vs. Load Capacitance




Figure 23. OPA627 Settling Time vs. Load Capacitance

Output Current Capability

The AD8610 can drive very heavy loads due to its high output current. It is capable of sourcing or sinking 45 mA at ± 10 V output. The short circuit current is quite high and the part is capable of sinking about 95 mA and sourcing over 60 mA while operating with

supplies of ± 5 V. Figures 24 and 25 compare the load current versus output voltage of AD8610/AD8620 and OPA627.




Figure 24. AD8610 Dropout from ±13 V vs. Load Current




Figure 25. OPA627 Dropout from ±15 V vs. Load Current


Although operating conditions imposed on the AD8610 (\pm 13 V) are less favorable than the OPA627 (\pm 15 V), it can be seen that the AD8610 has much better drive capability (lower headroom to the supply) for a given load current.

Operating with Supplies Greater than $\pm 13~V$

The AD8610 maximum operating voltage is specified at ± 13 V. When ± 13 V is not readily available, an inexpensive LDO can provide ± 12 V from a nominal ± 15 V supply.

Input Offset Voltage Adjustment


Offset of AD8610 is very small and normally does not require additional offset adjustment. However, the offset adjust pins can be used as shown in Figure 26 to further reduce the dc offset. By using resistors in the range of 50 k Ω , offset trim range is ±3.3 mV.



Programmable Gain Amplifier (PGA)

The combination of low noise, low input bias current, low input offset voltage, and low temperature drift make the AD8610 a perfect solution for programmable gain amplifiers. PGAs are often used immediately after sensors to increase the dynamic range of the measurement circuit. Historically, the large ON resistance of switches, combined with the large I_B currents of amplifiers, created a large dc offset in PGAs. Recent and improved monolithic switches and amplifiers completely remove these problems. A PGA discrete circuit is shown in Figure 27. In Figure 27, when the 10 pA bias current of the AD8610 is dropped across the (<5 Ω) R_{ON} of the switch, it results in a negligible offset error.

When high precision resistors are used, as in the circuit of Figure 27, the error introduced by the PGA is within the 1/2 LSB requirement for a 16-bit system.





- 1. Room temperature error calculation due to R_{ON} and I_B:
 - $$\begin{split} \Delta V_{OS} &= I_B \times R_{ON} = 2\,\mathrm{pA} \times 5\,\,\Omega = 10\,\mathrm{pV} \\ Total \ Offset &= AD8610(Offset) + \Delta V_{OS} \\ Total \ Offset &= AD8610(Offset_Trimmed) + \Delta V_{OS} \\ Total \ Offset &= 5\,\mu\mathrm{V} + 10\,\mathrm{pV} \cong 5\,\mu\mathrm{V} \end{split}$$
- 2. Full temperature error calculation due to R_{ON} and I_B :

$$\Delta V_{OS}$$
 (@ 85°C) = I_B (@ 85°C) × R_{ON} (@ 85°C) =
250 pA × 15 Ω = 3.75 nV

3. Temperature coefficient of switch and AD8610/AD8620 combined is essentially the same as the T_CV_{OS} of the AD8610:

 $\Delta V_{OS} / \Delta T (total) = \Delta V_{OS} / \Delta T (AD8610) + \Delta V_{OS} / \Delta T (I_B \times R_{ON})$ $\Delta V_{OS} / \Delta T (total) = 0.5 \ \mu \text{V} / ^{\circ}\text{C} + 0.06 \ \text{nV} / ^{\circ}\text{C} \cong 0.5 \ \mu \text{V} / ^{\circ}\text{C}$

Figure 26. Offset Voltage Nulling Circuit

High Speed Instrumentation Amplifier (IN AMP)

The three op amp instrumentation amplifiers shown in Figure 28 can provide a range of gains from unity up to 1,000 or higher. The instrumentation amplifier configuration features high commonmode rejection, balanced differential inputs, and stable, accurately defined gain. Low input bias currents and fast settling are achieved with the JFET input AD8610/AD8620. Most instrumentation amplifiers cannot match the high frequency performance of this circuit. The circuit bandwidth is 25 MHz at a gain of 1, and close to 5 MHz at a gain of 10. Settling time for the entire circuit is 550 ns to 0.01% for a 10 V step (gain = 10). Note that the resistors around the input pins need to be small enough in value so that the RC time constant they form in combination with stray circuit capacitance does not reduce circuit bandwidth.




Figure 28. High Speed Instrumentation Amplifier

High Speed Filters

The four most popular configurations are Butterworth, Elliptical, Bessel, and Chebyshev. Each type has a response that is optimized for a given characteristic as shown in Table II. In active filter applications using operational amplifiers, the dc accuracy of the amplifier is critical to optimal filter performance. The amplifier's offset voltage and bias current contribute to output error. Input offset voltage is passed by the filter, and may be amplified to produce excessive output offset. For low frequency applications requiring large value input resistors, bias and offset currents flowing through these resistors will also generate an offset voltage.

At higher frequencies, an amplifier's dynamic response must be carefully considered. In this case, slew rate, bandwidth, and openloop gain play a major role in amplifier selection. The slew rate must be both fast and symmetrical to minimize distortion. The amplifier's bandwidth, in conjunction with the filter's gain, will dictate the frequency response of the filter. The use of a high performance amplifier such as the AD8610/AD8620 will minimize both dc and ac errors in all active filter applications.

Second-Order Low-Pass Filter

Figure 29 shows the AD8610 configured as a second-order Butterworth low-pass filter. With the values as shown, the corner frequency of the filter will be 1 MHz. The wide bandwidth of the AD8610/AD8620 allows a corner frequency up to tens of megaHertz. The following equations can be used for component selection:

$$R1 = R2 = User Selected (Typical Values: 10 k\Omega - 100 k\Omega)$$

$$C1 = \frac{1.414}{(2\pi)(f_{CUTOFF})(R1)}$$
$$C2 = \frac{0.707}{(2\pi)(f_{CUTOFF})(R1)}$$

where C1 and C2 are in farads.





Figure 29. Second-Order Low-Pass Filter

Table II. Filter Types

Туре	Sensitivity	Overshoot	Phase	Amplitude (Pass Band)
Butterworth	Moderate	Good		Max Flat
Chebyshev	Good	Moderate	Nonlinear	Equal Ripple
Elliptical	Best	Poor		Equal Ripple
Bessel (Thompson)	Poor	Best	Linear	

High Speed, Low Noise Differential Driver

The AD8620 is a perfect candidate as a low noise differential driver for many popular ADCs. There are also other applications, such as balanced lines, that require differential drivers. The circuit of Figure 30 is a unique line driver widely used in industrial applications. With ± 13 V supplies, the line driver can deliver a differential signal of 23 V p-p into a 1 k Ω load. The high slew rate and wide bandwidth of the AD8620 combine to yield a full power bandwidth of 145 kHz while the low noise front end produces a referred-to-input noise voltage spectral density of 6 nV/ $\sqrt{\text{Hz}}$. The design is a transformerless, balanced transmission system where output common-mode rejection of noise is of paramount importance. Like the transformer-based design, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. This allows the design to be easily set to noninverting, inverting, or differential operation.






OUTLINE DIMENSIONS

8-Lead Mini Small Outline Package [MSOP]

(RM-8)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-187AA

8-Lead Standard Small Outline Package [SOIC]

Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
2/04—Data Sheet changed from REV. C to REV. D.	
Changes to SPECIFICATIONS	
Changes to ORDERING GUIDE	4
Updated OUTLINE DIMENSIONS	
10/02—Data Sheet changed from REV. B to REV. C.	
Updated ORDERING GUIDE	4
Edits to Figure 15	
Updated OUTLINE DIMENSIONS	16
5/02-Data Sheet changed from REV. A to REV. B.	
Addition of part number AD8620	Universal
Addition of 8-Lead SOIC (R-8 Suffix) Drawing	1
Changes to GENERAL DESCRIPTION	1
Additions to SPECIFICATIONS	
Change to ELECTRICAL SPECIFICATIONS	
Additions to ORDERING GUIDE	4
Replace TPC 29	8
Add Channel Separation Test Circuit Figure	
Add Channel Separation Graph	
Changes to Figure 26	15
Addition of High-Speed, Low Noise Differential Driver section	
Addition of Figure 30	

C02730-0-2/04(D)