TMS320 FIRST-GENERATION DIGITAL SIGNAL PROCESSORS

JANUARY 1987-REVISED MAY 1989

•	160-ns Instruction Cycle	TMS32010, TMS320C10
•	144/256-Word On-Chip Data RAM	N PACKAGE (TOP VIEW)
•	1.5K/4K-Word On-Chip Program ROM	A1/PA1 1 U40 A2/PA2
•	4K-Word On-chip Program EPROM (TMS320E15/E17)	AO/PAO
•	EPROM Code Protection for Copyright Security	NT
•	4K-Word Total External Memory at Full Speed	X1 ☐ 7 34 ☐ A8 X2/CLKIN ☐ 8 33 ☐ MEN BIO ☐ 9 32 ☐ DEN
•	32-Bit ALU/Accumulator	V _{SS} 10 31 WE
•	16 × 16-Bit Multiplier with a 32-Bit Product	D8
•	0 to 16-Bit Barrel Shifter	D10 13 28 A10
•	Eight Input and Eight Output Channels	D11
•	Dual-Channel Serial Port (TMS320C17/E17)	D12
•	16-Bit Bidirectional Data Bus with 50-Mbps Transfer Rate	D14
•	Single 5-V Supply	D7
•	Packaging: 40-Pin DIP, 44-Lead PLCC, and 44-Lead CER-QUAD	
•	Commercial and Military Versions Available	
•	NMOS Technology: — TMS32010 200-ns cycle time	
•	CMOS Technology: - TMS320C10	

This data sheet provides complete design documentation for all the first-generation devices of the TMS320 family. This facilitates the selection of the devices best suited for user applications by providing all specifications and special features for each TMS320 member. This data sheet is divided into four major sections: architecture, electrical specifications (NMOS and CMOS), timing diagrams, and mechanical data. In each of these sections, generic information is presented first, followed by specific device information. An index is provided for quick reference to specific information about a device.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texas Instruments Incorporated

description

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The highly paralleled architecture and efficient instruction set provide speed and flexibility to produce a MOS microprocessor family capable of executing 6.4 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through microcode or software. This hardware-intensive approach provides the design engineer with processing power previously unavailable on a single chip.

The TMS320 family consists of two generations of digital signal processors. The first generation contains the TMS32010 and its spinoffs, as described in this data sheet. The TMS32020 and TMS320C25 are the second-generation processors, designed for higher performance. Many features are common among the TMS320 processors. Specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

introduction

The TMS32010, the first NMOS digital signal processor in the TMS320 family, was introduced in 1983. Its powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture have made this high-performance, cost-effective processor the ideal solution to many telecommunications, computer, commercial, industrial, and military applications. Since that time, the TMS320C10, a low-power CMOS version of the industry-standard TMS32010, and other spinoff devices have been added to the first generation of the TMS320 family.

The TMS32010 microprocessor executes at 20 MHz or 5 MIPS. It is capable of executing a 16 x 16-bit multiply with a 32-bit result in a single instruction cycle. On-chip data RAM of 144 words and on-chip program ROM of 1.5K words are available. Full-speed execution of 4K words of off-chip program memory is also possible.

The TMS320C10 is object-code and pin-for-pin compatible with the TMS32010. It is processed in CMOS technology, achieving a power dissipation less than one-sixth that of the NMOS device. The lower power dissipation makes the TMS320C10 ideal for power-sensitive applications such as digital telephony and portable products. The TMS320C10-25, a 25-MHz version of the TMS320C10, has a 160-ns instruction cycle time and is well suited for high-performance DSP applications. The TMS320C10 is also available in a 280-ns version, the TMS320C10-14. This device provides a low-cost alternative for DSP applications not requiring the maximum operating frequency of the TMS320C10.

The TMS320C15 and TMS320E15 CMOS devices are object-code and pin-for-pin compatible with the TMS32010 and offer expanded on-chip RAM of 256 words and on-chip program ROM or EPROM of 4K words. These devices allow the capability of upgrading performance and reducing power, board space, and system cost without hardware redesign. The TMS320C15/E15 are available in 160-ns versions, the TMS320C15-25 and TMS320E15-25.



introduction (continued)

The TMS320C17 and TMS320E17 also offer expanded on-chip RAM of 256 words and on-chip program ROM or EPROM of 4K words. These devices provide a dual-channel serial interface, on-chip μ -law/A-law companding hardware, and a serial port timer. In addition, a 16-bit coprocessor interface provides a direct communication channel to common 4/8-bit microcomputers (no glue logic required), and minimal logic interface to most common 16/32-bit microprocessors. The devices are object-code compatible with the TMS32010 and processed in CMOS technology.

Table 1 provides an overview of the first generation of TMS320 processors with comparisons of memory, I/O, cycle timing, power, package type, technology, and military support. For specific availability, contact the nearest TI Field Sales Office.

TABLE 1. TMS320 FIRST-GENERATION DEVICE OVERVIEW

	MEMORY					1/O [†]		CYCLE	TYP	PACKAGE					
DEVICE		ON-CHIP			OFF-CHIP	l .	., •		TIME	POWER		<u> </u>	/PE [‡]		
		RAM	ROM	EPROM	EXPANSION	SER	PAR	CPX	(ns)	(mW)	DIP	PLCC	CER-QUAD		
TMS32010§	(NMOS)	144	1.5K	_	4K		8 x 16	_	200	900	40	_			
TMS320C10 [§]	(CMOS)	144	1.5K	_	4K	_	8 x 16	-	200	165	40	44	_		
TMS320C10-14	(CMOS)	144	1.5K	_	4K	_	8 x 16	_	280	140	40	44	_		
TMS320C10-25	(CMOS)	144	1.5K	_	4K	_	8 x 16	_	160	200	40	44			
TMS320C14¶	(CMOS)	256	4K	_	4K	1	7 x 16	_	160	_	_	68	_		
TMS320E14¶	(CMOS)	256	_	4K	4K	1	7 x 16	-	160			-	68		
TMS320C15¶	(CMOS)	256	4K	_	4K	_	8 x 16	_	200	225	40	44	_		
TMS320C15-25	(CMOS)	256	4K	_	4K	_	8 x 16	_	160	250	40	44	_		
TMS320E15¶	(CMOS)	256	_	4K	4K	-	8 x 16	_	200	275	40	_	44		
TMS320E15-25	(CMOS)	256	_	4K	4K	-	8 x 16		160	325	40	_	44		
TMS320C17	(CMOS)	256	4K	_	_	2	6 x 16	YES	200	250	40	44	_		
TMS320E17	(CMOS)	256	_	4K	l –	2	6 x 16	YES	200	275	40		44		

[†]SER = serial; PAR = parallel; CPX = coprocessor interface.

[‡]DIP = dual in-line pin; PLCC = plastic-leaded chip carrier;

CER-QUAD = surface mount ceramic-leaded chip carrier. § Military version available.

Military version planned; contact nearest TI Field Sales Office for availability.


TMS320 FIRST-GENERATION DEVICES


Key Features: TMS32010/C10

- Instruction Cycle Timing:
 - 160 ns (TMS320C10-25)
 - 200 ns (TMS32010/C10)
 - 280 ns (TMS320C10-14)
- 144 Words of On-Chip Data RAM
- 1.5K Words of On-Chip Program ROM
- External Memory Expansion up to 4K Words at Full Speed
- 16 x 16-Bit Multiplier with 32-Bit Product
- 0 to 16-Bit Barrel Shifter
- On-Chip Clock Oscillator
- Single 5-V Supply
- Device Packaging:
 - -- 40-Pin DIP (all devices)
 - 44-Lead PLCC (CMOS only)
- Technology
 - NMOS: TMS32010
 - CMOS: TMS320C10/C10-14/C10-25

Key Features: TMS320C15/E15

- Instruction Cycle Timing:
 - 160 ns (TMS320C15-25/E15-25)
 - 200 ns (TMS320C15/E15)
- 256 Words of On-Chip Data RAM
- 4K Words of On-Chip Program ROM (TMS320C15/C15-25)
- 4K Words of On-Chip Program EPROM (TMS320E15/E15-25)
- EPROM Code Protection for Copyright Security
- External Memory up to 4K Words at Full Speed
- Object-Code and Pin-For-Pin Compatible with TMS32010
- 16 x 16-Bit Multiplier with 32-Bit Product
- 0 to 16-Bit Barrel Shifter
- On-Chip Clock Oscillator
- Single 5-V Supply
- Device Packaging:
 - 40-Pin DIP (all devices)
 - 44-Lead PLCC (TMS320C15/C15-25)
 - 44-Lead CER-QUAD (TMS320E15/E15-25)
- CMOS Technology










Key Features: TMS320C17/E17

- Instruction Cycle Timing:200 ns (TMS320C17/E17)
- 256 Words of On-Chip Data RAM
- 4K Words of On-Chip Program ROM (TMS320C17)
- 4K Words of On-Chip Program EPROM (TMS320E17)
- EPROM Code Protection for Copyright Security
- Object-Code Compatible with TMS32010
- Dual-Channel Serial Port for Full-Duplex Serial Communication
- Serial Port Timer for Standalone Serial Communications
- On-Chip Companding Hardware for μ-law/A-law PCM Conversions
- 16-Bit Coprocessor Interface for Common 4/8/16/32-Bit Microcomputers/Microprocessors
- Device Packaging:
 - 40-Pin DIP (all devices)
 - 44-Lead PLCC (TMS320C17)
 - 44-Lead CER-QUAD (TMS320E17)
- CMOS Technology



TMS320 FIRST-GENERATION DEVICES

architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

32-bit ALU/accumulator

The TMS320 first-generation devices contain a 32-bit ALU and accumulator for support of double-precision, two's-complement arithmetic. The ALU is a general-purpose arithmetic unit that operates on 16-bit words taken from the data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller. The accumulator stores the output from the ALU and is often an input to the ALU. It operates with a 32-bit wordlength. The accumulator is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the high- and low-order accumulator words in memory.

shifters

Two shifters are available for manipulating data. The ALU barrel shifter performs a left-shift of 0 to 16 places on data memory words loaded into the ALU. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's-complement arithmetic. The accumulator parallel shifter performs a left-shift of 0, 1, or 4 places on the entire accumulator and places the resulting high-order accumulator bits into data RAM. Both shifters are useful for scaling and bit extraction.

16 x 16-bit parallel multiplier

The multiplier performs a 16×16 -bit two's-complement multiplication with a 32-bit result in a single instruction cycle. The multiplier consists of three units: the T Register, P Register, and multiplier array. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit product. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the device to perform fundamental operations such as convolution, correlation, and filtering.

data and program memory

Since the TMS320 devices use a Harvard architecture, data and program memory reside in two separate spaces. The first-generation devices have 144 or 256 words of on-chip data RAM and 1.5K or 4K words of on-chip program ROM. On-chip program EPROM of 4K words is provided on the TMS320E15/E17. The EPROM cell utilizes standard PROM programmers and is programmed identically to a 64K CMOS EPROM (TMS27C64).

program memory expansion

The first-generation devices are capable of executing up to 4K words of external memory at full speed for those applications requiring external program memory space. This allows for external RAM-based systems to provide multiple functionality. The TMS320C17/E17 provides no memory expansion capability.



microcomputer/microprocessor operating modes (TMS32010/C10/C15/E15)

The TMS32010/C10 and TMS320C15/E15 devices offer two modes of operation defined by the state of the MC/ $\overline{\text{MP}}$ pin: the microcomputer mode (MC/ $\overline{\text{MP}}$ = 1) or the microprocessor mode (MC/ $\overline{\text{MP}}$ = 0). In the microcomputer mode, on-chip ROM is mapped into the memory space with up to 4K words of external memory available. In the microprocessor mode, all 4K words of memory are external.

interrupts and subroutines

The TMS320 first-generation devices contain a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the device's complete context. PUSH and POP instructions permit a level of nesting restricted only by the amount of available RAM. The interrupts used in these devices are maskable.

input/output

The 16-bit parallel data bus can be utilized to perform I/O functions in two cycles. The I/O ports are addressed by the three LSBs on the address lines. In addition, a polling input for bit test and jump operations (BIO) and an interrupt pin (INT) have been incorporated for multitasking.

serial port (TMS320C17/E17)

Two of the I/O ports on the TMS320C17/E17 are dedicated to the serial port and companding hardware. I/O port 0 is dedicated to control register 0, which controls the serial port, interrupts, and companding hardware. I/O port 1 accesses control register 1, as well as both serial port channels, and the companding hardware. The six remaining I/O ports are available for external parallel interfaces.

The dual-channel serial port is capable of full-duplex serial communication and offers direct interface to combo-codecs. Receive and transmit registers that operate with 8-bit data samples are I/O-mapped. Either internal or external framing signals for serial data transfers are selected through the system control register. The serial port clock provides the bit timing for transfers with the serial port, and may be either an input or output. A framing pulse signal provides framing pulses for combo-codec circuits, an 8-kHz sample clock for voice-band systems, or a timer for control applications.

companding hardware (TMS320C17/E17)

On-chip hardware enables the TMS320C17/E17 to compand (COMpress/exPAND) data in either μ -law or A-law format. The companding logic operation is configured via the system control register. Data may be companded in either a serial mode for operation on serial port data (converting between linear and logarithmic PCM) or a parallel mode for computation inside the device. The TMS320C17/E17 allows the hardware companding logic to operate with either sign-magnitude or two's-complement numbers.

coprocessor port (TMS320C17/E17)

The coprocessor port on the TMS320C17/E17 provides a direct connection to most 4/8-bit microcomputers and 16/32-bit microprocessors. The port is accessed through I/O port 5 using IN and OUT instructions. The coprocessor interface allows the device to act as a peripheral (slave) microcomputer to a microprocessor, or as a master to a peripheral microcomputer. In the microcomputer mode, the 16 data lines are used for the 6 parallel 16-bit I/O ports. In the coprocessor mode, the 16-bit parallel port is reconfigured to operate as a 16-bit latched bus interface. For peripheral transfer, an 8-bit or 16-bit length of the coprocessor port can be selected.



instruction set

A comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general-purpose operations, such as high-speed control. All of the first-generation devices are object-code compatible and use the same 60 instructions. The instruction set consists primarily of single-cycle single-word instructions, permitting execution rates of more than six million instructions per second. Only infrequently used branch and I/O instructions are multicycle. Instructions that shift data as part of an arithmetic operation execute in a single cycle and are useful for scaling data in parallel with other operations.

Three main addressing modes are available with the instruction set: direct, indirect, and immediate addressing.

direct addressing

In direct addressing, seven bits of the instruction word concatenated with the 1-bit data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words, and the second page contains up to 128 words.

indirect addressing

Indirect addressing forms the data memory address from the least-significant eight bits of one of the two auxiliary registers, ARO and AR1. The Auxiliary Register Pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented and the ARP changed in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

immediate addressing

Immediate instructions derive data from part of the instruction word rather than from the data RAM. Some useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

instruction set summary

s

х

Table 2 lists the symbols and abbreviations used in Table 3, the instruction set summary. Table 3 contains a short description and the opcode for each TMS320 first-generation instruction. The summary is arranged according to function and alphabetized within each functional group.

SYMBOL MEANING

ACC Accumulator
Data memory address field
I Addressing mode bit
K Immediate operand field
PA 3-bit port address field
R 1-bit operand field specifying auxiliary register

3-bit accumulator left-shift field

4-bit left-shift code

TABLE 2. INSTRUCTION SYMBOLS



TABLE 3. TMS320 FIRST-GENERATION INSTRUCTION SET SUMMARY

	ACCUMU	LATOR IN	STRUCTIO	NS
MNEMONIC	DESCRIPTION	NO.	NO.	OPCODE INSTRUCTION REGISTER
MINEMONIC	DESCRIPTION	CYCLES	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ABS	Absolute value of accumulator	1	1	0 1 1 1 1 1 1 1 0 0 0 1 0 0 0
ADD	Add to accumulator with shift	1	1	0 0 0 0 ← S ≯ 1 ← D →
ADDH	Add to high-order accumulator bits	1 1	1	0 1 1 0 0 0 0 0 I D
ADDS	Add to accumulator with no sign	1	1	0 1 1 0 0 0 0 1 I 💠 D 🛶
	extension			
AND	AND with accumulator	1	1 1	0 1 1 1 1 0 e i i D D
LAC	Load accumulator with shift	1	1 1	0 0 1 0 S D - D
LACK	Load accumulator immediate	1	1 1	0 1 1 1 1 1 1 0 ← K →
OR	OR with accumulator	1	1 1	0 1 1 1 1 0 1 0 I D
SACH	Store high-order accumulator bits with	1	1	0 1 0 1 1 ∢ x ≯ 1 ◆
	shift			
SACL	Store low-order accumulator bits	1	1 1	0 1 0 1 0 0 0 0 I - D
SUB	Subtract from accumulator with shift	1	1	0 0 0 1 - S
SUBC	Conditional subtract (for divide)	1	1	0 1 1 0 0 1 0 0 1
SUBH	Subtract from high-order accumulator bits	1 1	1	0 1 1 0 0 0 1 0 I
SUBS	Subtract from accumulator with no sign extension	1	1	0 1 1 0 0 0 1 1 I — D—
XOR	Exclusive OR with accumulator	1	1	0 1 1 1 1 0 0 0 I ← D →
ZAC	Zero accumulator	1	1	011111110001001
ZALH	Zero accumulator and load high-order bits	1	1	0 1 1 0 0 1 0 1 l D
ZALS	Zero accumulator and load low-order bits	1	1	0 1 1 0 0 1 1 0 I া 🖚 D
	with no sign extension		i	
	AUXILIARY REGISTER AN	D DATA P	AGE POIN	TER INSTRUCTIONS
		NO.	NO.	OPCODE
MNEMONIC	DESCRIPTION	CYCLES	WORDS	INSTRUCTION REGISTER
		1	1	151413121110 9 8 7 6 5 4 3 2 1 0
LAR	Load auxiliary register			
LARK	Load auxiliary register immediate	1	!	0 1 1 1 0 0 0 R K K
LARP	Load auxiliary register pointer immediate	1	!	
LDP	Load data memory page pointer	1	1 !	0 1 1 0 1 1 1 1 1 1
LDPK	Load data memory page pointer immediate	1	1 1	0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 K
MAR	Modify auxiliary register and pointer	1	1 1	0 1 1 0 1 0 0 0 1
SAR	Store auxiliary register	1	1	0011000RI - D



TABLE 3. TMS320 FIRST-GENERATION INSTRUCTION SET SUMMARY (CONTINUED)

	BRAI	NCH INSTR	UCTIONS														
MNEMONIC	DESCRIPTION	NO.	NO.	OPCODE INSTRUCTION REGISTER													
				15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
В	Branch unconditionally	2	2	1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0													
BANZ	Branch on auxiliary register not zero	2	2	0 0 0 0													
BGEZ	Branch if accumulator ≥ 0	2	2	1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0													
007	B 1.7		_	0 0 0 0 BRANCH ADDRESS													
BGZ	Branch if accumulator > 0	2	2	1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
BIOZ	Branch on $\overline{BIO} = 0$	2	2	1111011000000000													
				0 0 0 0 ◆ BRANCH ADDRESS →													
BLEZ	Branch if accumulator ≤ 0	2	2	1111101100000000													
				0 0 0 0 ← BRANCH ADDRESS ← ▶													
BLZ	Branch if accumulator < 0	2	2	1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0													
BNZ	Branch if accumulator ≠ 0	2	2	0 0 0 0 BRANCH ADDRESS													
DINZ	Branch if accumulator ≠ 0	2	2	1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0													
BV	Branch on overflow			0 0 0 0 BRANCH ADDRESS													
ь	Branch on overflow	2	2	1 1 1 1 0 1 0 1 0 0 0 0 0 0 0 0													
BZ	Branch if accumulator = 0	2	2	0 0 0 0													
62	Branch in accumulator 0	'		1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0													
CALA	Call subroutine from accumulator	2	1	0 1 1 1 1 1 1 1 0 0 0 1 1 0 0													
CALL	Call subroutine immediately	2	2	1 1 1 1 1 0 0 0 0 0 0 0 0 0 0													
	San Sabisationduttery	1	_	0 0 0 0													
RET	Return from subroutine or interrupt routine	2	1	0 1 1 1 1 1 1 1 0 0 0 1 1 0 1													
	T REGISTER, P REGIS	TER AND	MIII TIPI V	INSTRUCTIONS													

MNEMONIC	DESCRIPTION	NO.	OPCODE INSTRUCTION REGISTER																	
		CYCLES	WORDS	1!	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APAC	Add P register to accumulator	1	1	C)	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1
LT	Load T register	1	1	C)	1	1	0	1	0	1	0	-1	4	—		- D -			▶
LTA	LTA combines LT and APAC into one instruction	1	1	С)	1	1	0	1	1	0	0	1	•	-		D		_	•
LTD	LTD combines LT, APAC, and DMOV into one instruction	1	1	C)	1	1	0	1	0	1	1	ı	1			- D			•
MPY	Multiply with T register, store product in P register	1	1	С)	1	1	0	1	1	0	1	1	4			- D -			>
MPYK	Multiply T register with immediate operand; store product in P register	1	1	1	•	0	0	•						- K ·						>
PAC	Load accumulator from P register	1	1	C)	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
SPAC	Subtract P register from accumulator	1	1	C)	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0

TABLE 3. TMS320 FIRST-GENERATION INSTRUCTION SET SUMMARY (CONCLUDED)

	CONT	ROL INST	RUCTIONS																	
MNEMONIC	DESCRIPTION	NO.	NO.	INSTRUCTION REGISTS							_									
				15	14	13	12	1'	1 10	0 9	9	8	7	_	5		3			<u> </u>
DINT	Disable interrupt	1	1	0	1	1	1	1	1	•	1	1	1	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	0	1	1	1	1	1	•	1	1	1	0	0	0	0	0	1	0
LST	Load status register	1	1	0	1	1	1	1	О) '	1	1	I	•			- D -	_		•
NOP	No operation	1	1	0	1	1	1	1	1		1	1	1	0	0	0	0	0	0	0
POP	POP stack to accumulator	2	1	0	1	1	1	1	1		1	1	1	0	0	1	1	1	0	1
PUSH	PUSH stack from accumulator	2	1	0	1	1	1	1	1		1	1	1	0	0	1	1	1	0	0
ROVM	Reset overflow mode	1	1	0111111								1	1	0	0	0	1	0	1	0
SOVM	Set overflow mode	1	1	0	1	1	1	1	1		1	1	1	0	0	0	1	0	1	1
SST	Store status register	1	1	0	1	1	1	1	1		0	0	1	•			· D	_		<u> </u>
	1/O AND DA	TA MEMO	RY OPERA	TION	s															
											0	PC	OC	ÞΕ						
MNEMONIC	DESCRIPTION	NO.	NO.	INSTRUCTION REGISTER																
		CYCLES	WORDS	15	14	113	12	2 1	1 1	0	9	8	7	6	5	4	3	2	1	0
DMOV	Copy contents of data memory location into next higher location	1	1	0	1	1	0	1	C) (0	1	1	•	•		- D			•
IN	Input data from port	2	1	0	1	0	0	C	, .	∢ P	PΑ	•	1	•	•		- D			▶
OUT	Output data to port	2	1	0	1	0	0	1		∢ P	PΑ	•	-1	4	•		- D			•
TBLR	Table read from program memory to data RAM	3	1	0	1	1	0	C) 1	1	1	1	1	•	•		- D			•
TBLW	Table write from data RAM to program memory	3	1	0	1	1	1	1	1	1	0	1	ŀ	•	•		- D			•

gevelopment support products

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 first-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 4 lists the development support products for the first-generation TMS320 devices.

System development may begin with the use of the simulator, evaluation module (EVM), or emulator (XDS), along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the first-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software break point tracing and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker or simulator for software development, the XDS for hardware development, and the evaluation module for both software development and limited hardware development.

Many third-party vendors offer additional development support for the first-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, application boards, software development boards, and in-circuit emulators. Refer to the TMS320 Family Development Support Reference Guide (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the first-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise in regard to a TMS320 member, contact Texas Instruments TMS320 Hotline at (713) 274-2320. Or, keep informed on the latest TI and third-party development support tools by accessing the libraries of application source code via the DSP Bulletin Board Service (BBS) at (713) 274-2323. The BBS provides access for the 2400-/1200-/300-bps modems.



A-11

TABLE 4. TMS320 FIRST-GENERATION SOFTWARE AND HARDWARE SUPPORT

TMDS3242850-02
TMDS3242250-08
TMDS3242260-08
TMDS3242550-08
TMDS3240811-02
TMDS3240211-08
DFDP/IBM002
DI DI /IBNODE
T14D00040040 40
TMDC3240812-12
TMDC3240212-18
TMDX3240813-12
TMDX3240814-12
PART NUMBER
RTC/EVM320A-03
RTC/EVM320C-06
RTC/AIB320A-06
RTC/EVM320E-15
TMDS3262211
TMDX3262214
TMDX3262217
TMDS3282215
TMDX3285010 and
TMDX3285018
TMDX3285014 and
TMDX3285018
RTC/PGM320A-06
RTC/PGM320C-06
TMDX3270110
TMDX3270110



documentation support

Extensive documentation supports the first-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A).

A series of DSP textbooks is being published to support digital signal processing research and education. The first book, *DFT/FFT* and *Convolution Algorithms*, is now available. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the TMS320 family.

Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 documentation. To receive copies of first-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.




This Page Intentionally Left Blank

A-14


description

Since the TMS32010 was the first digital signal processor in the TMS320 family, its architecture has served as the basis from which first-generation spinoff devices have evolved. The TMS320C10 is a low-power CMOS version of the TMS32010 and identical to it. The TMS320C15/E15 is object-code and pin-for-pin compatible with the TMS32010 and offers expanded on-chip RAM and ROM or EPROM.

TMS320C10, TMS320C15, TMS320E15 FN AND FZ PACKAGES (TOP VIEW)



TMS32010, TMS320C10 TMS320C15, TMS320E15 N/JD PACKAGE (TOP VIEW)



PIN NOMENCLATURE (TMS32010, TMS320C10, TMS320C15, TMS320E15[†])

NAME	1/0‡	DEFINITION
A11-A0/PA2-PA0	0	External address bus. I/O port address multiplexed over PA2-PA0.
BIO	1 1	External polling input
CLKOUT	0	System clock output, ¼ crystal/CLKIN frequency
D15-D0	1/0	16-bit parallel data bus
DEN	0	Data enable for device input data on D15-D0
INT	1 - 1	External interrupt input
MC/MP	1 1	Memory mode select pin. High selects microcomputer mode. Low selects microprocessor mode.
MEN	0	Memory enable indicates that D15-D0 will accept external memory instruction.
NC	0	No connection
RS	1 1	Reset for initializing the device
Vcc	1 1	+5 V supply
VSS	1 1	Ground
WE	0	Write enable for device output data on D15-D0
X1	0	Crystal output for internal oscillator
X2/CLKIN		Crystal input for internal oscillator or external system clock input


[†]See EPROM programming section.

[‡]Input/Output/High-impedance state.




A-15

functional block diagram (TMS32010, TMS320C10, TMS320C15, TMS320E15)



description

The TMS320C17, like the TMS320C15, has 256 words of on-chip data RAM and 4K words of on-chip program ROM. The TMS320C17 is object-code compatible with the TMS32010. The TMS320C17 provides a dual-channel serial port and is designed specifically to interface to two combo-codecs. A 16-bit coprocessor interface is also provided for interfacing to common 4/8/16/32-bit microcomputers/microprocessors.



PIN NOMENCLATURE (TMS320C17, TMS320E17[†])


NAME	1/0‡	DEFINITION
BIO	1	External polling input
CLKOUT	0	System clock output, ¼ crystal/CLKIN frequency
D15/LD15-D0/LD0	1/0	16-bit parallel data bus/data lines for coprocessor latch
DEN/RD	1/0	Data enable for device input data/external read for output latch
DR1, DR0	ı	Serial-port receive-channel inputs
DX1, DX0	0	Serial-port transmit-channel outputs
EXINT	1	External interrupt input
FR	0	Internal serial-port framing output
FSR	1	External serial-port receive framing input
FSX	1	External serial-port transmit framing input
MC	ı	Microcomputer select (must be same state as MC/PM)
MC/PM	1	Microcomputer/peripheral coprocessor select (must be same state as MC)
PAO/HI/ LO	1/0	I/O port address output/latch byte select pin
PA1/RBLE	О	I/O port address output/receive buffer latch empty flag
PA2/TBLF	0	I/O port address output/transmit buffer latch full flag
RS	1	Reset for initializing the device
SCLK	I/O	Serial-port clock
Vcc	l i	+ 5 V Supply
Vss	1	Ground
WE/WR	0	Write enable for device output data/external write for input latch
X1	0	Crystal output for internal oscillator
X2/CLKIN	1	Crystal input for internal oscillator or external oscillator system clock input
XF	0	External-flag output pin

[†]See EPROM programming section.

[‡]Input/Output/High-impedance state.



functional block diagram (TMS320C17, TMS320E17)





architecture

The TMS320C17 consists of five major functional units: the TMS320C15 microcomputer, a system control register, a full-duplex dual-channel serial port, companding hardware, and a coprocessor port.

Three of the I/O ports are used by the serial port, companding hardware, and the coprocessor port. Their operation is determined by the 32 bits of the system control register (see Table 5 for the TMS320C17/E17 control register bit definitions). Control register 0, accessed through port 0, consists of the lower 16 register bits (CR15-CR0 bit), and is used to control the interrupts, serial port connections, and companding hardware operation. Port 1 accesses control register 1, consisting of the upper 16 control bits (CR31-CR16), as well as both serial port channels, the companding hardware, and the coprocessor port channels. Communication with the control register is via IN and OUT instructions to ports 0 and 1.

Interrupts fully support the TMS320C17/E17 serial port interface. Four maskable interrupts $(\overline{EXINT}, FR, \overline{FSX})$, and \overline{FSR} are mapped into I/O port 0 via control register 0. When disabled, these interrupts may be used as single-bit logic inputs polled by software.

serial port

The dual-channel serial port is capable of full-duplex serial communication and offers direct interface to two combo-codecs. Two receive and two transmit registers are mapped into I/O port 1, and operate with 8-bit data samples. Internal and external framing signals for serial port transfers (MSB first) are selected via the system control register. The serial port clock, SCLK, provides the bit timing for transfers with the serial port, and may be either an input or output. As an input, an external clock provides the timing for data transfers and framing pulse synchronization. As an output, SCLK provides the timing for standalone serial communication and is derived from the TMS320C17/E17 system clock, X2/CLKIN and system control register bits CR27-CR24 (see Table 6 for the available divide ratios). The internal framing (FR) pulse frequency is derived from the serial port clock (SCLK) and system control register bits CR23-CR16. This framing pulse signal provides framing pulses for combo-codecs, for a sample clock for voice-band systems, or for a timer used in control applications.

μ-law/A-law companding hardware


The TMS320C17/E17 features hardware companding logic that can operate in either μ-law or A-law format with either sign-magnitude or two's-complement numbers. Data may be companded in either a serial mode for operation on serial port data or a parallel mode for computation inside the device. The companding logic operation is selected through CR14. No bias is required when operating in two's-complement. A bias of 33 is required for sign-magnitude in μ-law companding. Upon reset, the device is programmed to operate in sign-magnitude mode. This mode can be changed by modifying control bit 29 (CR29) in control register 1. For further information on companding, see the TCM29C13/TCM29C14/TCM29C16/TCM29C17 Combined Single-Chip PCM Codec and Filter Data Sheet, and the application report, "Companding Routines for the TMS32010/TMS32020," in the book, Digital Signal Processing Applications with the TMS320 Family (SPRA012A), both documents published by Texas Instruments.

In the serial mode, sign-magnitude linear PCM (13 magnitude bits plus 1 sign bit for μ -law format or 12 magnitude bits plus 1 sign bit for A-law format) is compressed to 8-bit sign-magnitude logarithmic PCM by the encoder and sent to the transmit register for transmission on an active framing pulse. The decoder converts 8-bit sign-magnitude log PCM from the serial port receive registers to sign-magnitude linear PCM.

In the parallel mode, the serial port registers are disabled to allow parallel data from internal memory to be encoded or decoded for computation inside the device. In the parallel encode mode, the encoder is enabled and a 14-bit sign-magnitude value written to port 1. The encoded value is returned with an IN instruction from port 1. In the parallel decode mode, the decoder is enabled and an 8-bit sign-magnitude log PCM value written to port 1. On the successive IN instruction from port 1, the decoded value is returned. At least one instruction should be inserted between an OUT and the successive IN when companding is performed with two's-complement values.



TABLE 5. CONTROL REGISTER CONFIGURATION



BIT	DESCRIPTION AND CONFIGURATION
0	EXINT interrupt flag [†]
1	FSR interrupt flag [†]
2	FSX interrupt flag [†]
3	FR interrupt flag [†]
4	EXINT interrupt enable mask. When set to logic 1, an interrupt on EXINT activates device interrupt circuitry.
5	FSR interrupt enable mask. Same as EXINT control.
6	FSX interrupt enable mask. Same as EXINT control.
7	FR interrupt enable mask. Same as EXINT control.
8	Port 1 configuration control: 0 = port 1 connects to either serial-port registers or companding hardware. 1 = port 1 accesses CR31-CR16.
9	O = serial-port data transfers controlled by active FR. External framing enable:
	1 = serial-port data transfers controlled by active FSX/FSH.
10	XF external logic output flag latch
11	Serial-port enable: 0 = parallel companding mode; serial port disabled. 1 = serial companding mode; serial port registers enabled.
12	0= disabled. μ-law/A-law encoder enable: $1=$ data written to port 1 is μ-law or A-law encoded.
13	0= disabled. μ-law/A-law decoder enable: $1=$ data read from port 1 is μ-law or A-law decoded.
14	0 = companding hardware performs μ-law conversion. 1 = companding hardware performs A-law conversion.
15	Serial clock control: 0 = SCLK is an output, derived from the prescaler in timing logic. 1 = SCLK is an input that provides the clock for serial port and frame counter in timing logic.
23-16	Frame counter modulus. Controls FR frequency = SCLK/(CNT + 2) where CNT is binary value of CR23-CR16.‡
27-24	SCLK prescale control bits. (See Table 6 for divide ratios.)
28	FR pulse-width control: 0 = fixed-data rate; FR is 1 SCLK cycle wide. 1 = variable-data rate; FR is 8 SCLK cycles wide.
29	Two's-complement μ-law/A-law conversion enable: 0 = sign-magnitude companding 1 = two's-complement companding
30	0 = 8-bit byte length 8/16-bit length coprocessor mode select: 1 = 16-bit word length
31	Reserved for future expansion: Should be set zero.

[†] Interrupt flag is cleared by writing a logic 1 to the bit with an OUT instruction to port 0.


^{*} All ones in CR23-CR16 indicate a degenerative state and should be avoided. Bits are operational whether SCLK is an input or an output. CNT must be greater than 7.



CR27	CR26	CR25	CR24	DIVIDE RATIO	SCLK FREQUENCY	UNIT
0	0	0	0	32	0.640	MHz
0	0	0	1	28	0.731	MHz
0	0 .	1	0	24	0.853	MHz
0	1	0	0	20	1.024	MHz
1	0	0	0	16	1.280	MHz
1	0	0	1	14	1.463	MHz
1	0	1	0	12	1.706	MHz
1	1	0	0	10	2.048	MHz

TABLE 6. SERIAL CLOCK (SCLK) DIVIDE RATIOS (X2/CLKIN = 20.48 MHZ)

The specification for μ -law and A-law log PCM coding is part of the CCITT G.711 recommendation. The following diagram shows a TMS320C17/E17 interface to two codecs as used for μ -law or A-law companding format.



coprocessor port

The coprocessor port, accessed through I/O port 5 using IN and OUT instructions, provides a direct connection to most 4/8-bit microcomputers and 16/32-bit microprocessors. The coprocessor interface allows the TMS32OC17/E17 to act as a peripheral (slave) microcomputer to a microprocessor, or a master to a peripheral microcomputer such as TMS7042. The coprocessor port is enabled by setting MC/PM and MC low. The microcomputer mode is enabled by setting these two pins high. (Note that MC/PM \neq MC is undefined.) In the microcomputer mode, the 16 data lines are used for the 6 parallel 16-bit I/O ports.


In the coprocessor mode, the 16-bit coprocessor port is reconfigured to operate as a 16-bit latched bus interface. Control bit 30 (CR30) in control register 1 is used to configure the coprocessor port to either an 8-bit or a 16-bit length. When CR30 is high, the coprocessor port is 16 bits wide, thereby making all 16 bits of the data port available for 16-bit transfers to 16 and 32-bit microprocessors. When CR30 is low, the port is 8 bits wide and mapped to the low byte of the data port for interfacing to 8-bit microcomputers. When operating in the 8-bit mode, both halves of the 16-bit latch can be addressed using the HI/LO pin, thus allowing 16-bit transfers over 8 data lines. When not in the coprocessor mode, port 5 can be used as a generic I/O port.



coprocessor port (continued)

The external processor recognizes the coprocessor interface, in which both processors run asynchronously, as a memory-mapped I/O operation. The external processor lowers the \overline{WR} line and places data on the bus. It next raises the \overline{WR} line to clock the data into the on-chip latch. The rising edge of \overline{WR} automatically creates an interrupt to the TMS320C17/E17, and the falling edge of \overline{WR} clears the \overline{RBLE} (receive buffer latch empty) flag. When the TMS320C17/E17 reads the coprocessor port, it causes the \overline{RBLE} signal to transition to a logic low state clears the data in the latch, and allows the interrupt condition to be cleared internally. Likewise, the external processor reads from the latch by driving the \overline{RD} line active low, thus enabling the output latch to drive the latched data. When the data has been read, the external device will again bring the \overline{RD} line high. This activates the \overline{BIO} line to signal that the transfer is complete and the latch is available for the next transfer. The falling edge of \overline{RD} resets the \overline{TBLF} (transmit buffer latch full) flag. Note that the \overline{EXINT} and \overline{BIO} lines are reserved for coprocessor interface and cannot be driven externally when in the coprocessor mode.

An example of the use of a coprocessor interface is shown below, in which the TMS320C17/E17 is interfaced to the TMS70C42, an 8-bit microcontroller.





NMOS DEVICE ELECTRICAL SPECIFICATIONS

This section contains all the electrical specifications for the TMS320 NMOS first-generation devices. Refer to the top corner for the specific device.

absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, VCC [‡]	– 0.3 V to 7 V
Input voltage range	. −0.3 V to 15 V
Output voltage range	-0.3 V to 15 V
Continuous power dissipation	1.5 W
Air temperature range above operating device	0°C to 70°C
Storage temperature range	5°C to +150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permananet damage to the device. This is a stress rating only, and functional operation of the device or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. ‡All voltage values are with respect to VSS.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
Vss	Supply voltage			0		V
1/	High-level input voltage	All inputs except CLKIN	2			V
٧н	High-level input voltage	CLKIN	2.8			1 °
VIL	Low-level input voltage	all inputs)			0.8	V
ЮН	High-level output current	(all outputs)			-300	μА
lOL	Low-level output current	(all outputs)			2	mA
TA	Operating free-air tempe	ature	0		70	°C

electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER		TEST COND	DITIONS	MIN	TYP [†]	MAX	UNIT
Vон	High-level output vol	tage	I _{OH} = MAX		2.4	3		V
VOL	Low-level output vol	tage	I _{OL} = MAX			0.3	0.5	V
lon	Off-state output curr	ent	Voc - MAY	$V_0 = 2.4 \text{ V}$			20	
oz	On-state output cun	-state output current $V_{CC} = MAX$ $V_{O} = 0.4 \text{ V}$	V _O = 0.4 V			- 20	μΑ	
1.			Vi - Van to Van	All inputs except CLKIN			± 20	
Ц	Input current	it culterit	VI = VSS to VCC	CLKIN			±50	μΑ
1±	CC [‡] Supply current		V _{CC} = MAX	TA = 0°C		180	275	mA
ıCC.	Supply current	TA = T	T _A = 70°C			235 [§]	l '''^	
<u>.</u>	lanut conscitance	Data bus				255		pF
Ci	Input capacitance	All others	6 - 1 MALU- All cabos	4 1 MM - All		15 [§]] PF
Со	Output capacitance	f = 1 MHz, All other pins (pins U V		25 ⁵		pF	
		All others				105		P

[†]All typical values except for I_{CC} are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



^{*}ICC characteristics are inversely proportional to temperature; i.e., ICC decreases approximately linearly with temperature.

[§]Value derived from characterization data and not tested.

PARAMETER MEASUREMENT INFORMATION



FIGURE 1. INTERNAL CLOCK OPTION

FIGURE 2. TEST LOAD CIRCUIT

input synchronization requirements

For systems using asynchronous inputs to the $\overline{\text{INT}}$ and $\overline{\text{BIO}}$ pins on the TMS32010, the external hardware shown in the diagrams below is recommended to ensure proper execution of interrupts and the BIOZ instruction. This hardware synchronizes the $\overline{\text{INT}}$ and $\overline{\text{BIO}}$ input signals with the rising edge of CLKOUT on the TMS32010. The pulse width required for these input signals is $t_{\text{C(C)}}$, which is one TMS32010 clock cycle, plus sufficient setup time for the flip-flop (dependent upon the flip-flop used). Note that these input synchronization requirements apply only to NMOS versions of the TMS32010 and not to other members of the TMS320 family.




FIGURE 3. ASYNCHRONOUS INPUT SYNCHRONIZATION CIRCUITS



A-24

CLOCK CHARACTERISTICS AND TIMING

The TMS32010 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 1). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	TEST COMPLETIONS		TMS32010		
PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency, f _x	0°C to 70°C	6.7		20.5	MHz
C1, C2	0°C to 70°C		10		рF

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions

PARAMETER			TMS32010			
		TEST CONDITIONS		NOM	MAX	UNIT
t _C (C)	CLKOUT cycle time†		195.12	200		ns
tr(C)	CLKOUT rise time	D 935 O		10		ns
tf(C)	CLKOUT fall time	$R_L = 825 \Omega$, $C_L = 100 pF$,		8		ns
tw(CL)	Pulse duration, CLKOUT low	See Figure 2		92		ns
tw(CH)	Pulse duration, CLKOUT high	See Figure 2		90		ns
td(MCC)	Delay time CLKIN↑ to CLKOUT↓		25 [‡]		60‡	ns

[†]t_C(C) is the cycle time of CLKOUT, i.e., 4*t_C(MC) (4 times CLKIN cycle time if an external oscillator is used).

		TMS32010			UNIT
		MIN	NOM	MAX	UNIT
t _c (MC)	Master clock cycle time	48.78	50	150	ns
tr(MC)	Rise time master clock input		5 [†]	10 [†]	ns
tf(MC)	Fall time master clock input		5 [†]	10 [†]	ns
tw(MCP)	Pulse duration master clock	0.475t _{c(MC)} 1		0.525t _{c(MC)} †	ns
tw(MCL)	Pulse duration master clock high, t _C (MC) = 50 ns		20 [†]		ns
tw(MCH)	Pulse duration master clock high, t _C (MC) = 50 ns		20 [†]		ns

[†]Values derived from characterization data and not tested.



[‡]Values derived from characterization data and not tested.

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

	PARAMETER	TEST	TN	AS32010	
	PARAMETER	CONDITIONS	MIN	TYP MAX	UNIT
^t d1	Delay time CLKOUT1 to address bus valid		10 [†]	50	ns
t _{d2}	Delay time CLKOUT↓ to MEN↓		% t _{c(C)} - 5 [†]	%t _{c(C)} +15	ns
t _{d3}	Delay time CLKOUT↓ to MEN1		- 10 [†]	15	ns
^t d4	Delay time CLKOUT↓ to DEN↓		1/4 t _{c(C)} - 5 [†]	% t _{c(C)} + 15	ns
^t d5	Delay time CLKOUT↓ to DEN↑		- 10 [†]	15	ns
^t d6	Delay time CLKOUT↓ to WE↓		½ t _{c(C)} - 5 [↑]	½ t _{c(C)} + 15	ns
^t d7	Delay time CLKOUT↓ to WE1		-10 [†]	15	ns
^t d8	Delay time CLKOUT↓ to data bus OUT valid	$R_{L} = 825 \Omega,$ $C_{L} = 100 \mathrm{pF},$		¼ t _{c(C)} + 65	ns
t _d 9	Time after CLKOUT↓ that data bus starts to be driven	See Figure 2	¼ t _{c(C)} − 5 [†]		ns
^t d10	Time after CLKOUT↓ that data bus stops being driven			% t _{C(C)} + 30 [†]	ns
t _V	Data bus OUT valid after CLKOUT↓		1/4 t _{c(C)} - 10		ns
th(A-WMD)	Address hold time after WE1, MEN1 or DEN1 (see Note 1)		0		ns
^t su(A-MD)	Address bus setup time prior to MEN↓ or DEN↓		1/4 t _{C(C)} - 45		ns

[†]Values derived from characterization data and not tested.

NOTE 1: Address bus will be valid upon WE†, DEN†, or MEN†.

timing requirements over recommended operating conditions

TEST			TM\$32010			
	CONDITIONS		MIN	NOM	MAX	UNIT
t _{su(D)}	Setup time data bus valid prior to CLKOUT↓	R _L = 825 Ω,	50			ns
	Hold time data bus held valid after CLKOUT↓	$C_L = 100 pF$				1
th(D)	(see Note 2)	See Figure 2	"		ns	

NOTE 2: Data may be removed from the data bus upon MENT or DENT preceding CLKOUT1.



RESET (RS) TIMING

switching characteristics over recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{d11} Delay time DEN1, WE1, and MEN1 from RS	R _L = 825 Ω,		½ t _{c(C)} + 50 [†]	ns
t _{dis(R)} Data bus disable time after RS	C _L = 100 pF, See Figure 2		% t _{c(C)} + 50 [†]	ns

[†]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

	Т	TMS32010		
	MIN	NOM	MAX	UNIT
t _{su(R)} Reset RS setup time prior to CLKOUT (see Note 3)	50			ns
tw(R) RS pulse duration	5t _{c(C)}			ns

NOTE 3: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.

INTERRUPT (INT) TIMING

timing requirements over recommended operating conditions

	TMS32010	UNIT
	MIN NOM MAX	T UNIT
¹f(INT) Fall time (INT)	15	ns
tw(INT) Pulse duration INT	t _{c(C)}	ns
t _{su(INT)} Setup time INT↓ before CLKOUT↓	50	ns

I/O (BIO) TIMING

	TMS32010	UNIT
	MIN NOM MAX	UNIT
t _{f(IO)} Fall time BIO	15	ns
t _{W(IO)} Pulse duration BIO	t _C (C)	ns
t _{su(IO)} Setup time BIO↓ before CLKOUT↓	50	ns



CMOS DEVICE ELECTRICAL SPECIFICATIONS

This section contains all the electrical specifications for the TMS320 CMOS first-generation devices. Refer to the top corner for the specific device.

absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, VCC [‡]	0.3 V to 7 V
Input voltage range	
Output voltage range	-0.3 V to 15 V
Continuous power dissipation: 20-MHz version (0.3 W
25-MHz version	0.35 W
Air temperature range above operating device: L version	0°C to 70°C
A version	-40°C to 85°C
Storage temperature range	5°C to +150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				MIN	NOM	MAX	UNIT
\/	Curali, valence	EPRO	devices	4.75	5	5.25	· ·
vcc	Supply voltage	All oth	er devices	4.5	5	5.5	
٧ss	Supply voltage				0		V
	High-level input voltage	All inp	uts except CLKIN	2			v
νін	nign-level input voltage	CLKIN		3			_ *
	Low-level input voltage	All inp	uts except MC/MP			0.8	·
VIL	cow-level input voltage	MC/M	5			0.6	ľ
ЮН	High-level output current	(all outp	uts)			- 300	μА
lOL	Low-level output current	(all outp	ıts)			2	mA
т.	Operating free-air temper	ratura	L version	0		70	°C
TA	Operating free-air temper	ature	A version	-40		85	°C

electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER		TEST (CONDITIONS	MIN	TYP [†]	MAX	UNIT
Va	High-level output vol	taga	I _{OH} = MAX		2.4	3		V
VOH	loi		IOH = 20 µA (see Note 4)		V _{CC} -0.4 [‡]			V
VOL	Low-level output vol	tage	IOL = MAX			0.3	0.5	V
l	04 **** ***		Van - MAY	V _O = 2.4 V			20	μА
IOZ Off-state output current		VCC = MAX			- 20] **		
1.	Input current		V _I = V _{SS} to V _{CC} All inputs except CLKIN				± 20	μΑ.
4	input current		VI = VSS to VCC	CLKIN			± 50] ~~
<u> </u>	Input capacitance	Data bus				25 [‡]		DF
Ci	input capacitance	All others		in- 0 W		15 [‡]] "
	Data bus		f = 1 MHz, All othe	r pins O V		25 [‡]		pF
Co	Output capacitance	All others				10 [‡]] Pr

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

NOTE 4: This voltage specification is included for interface to HC logic. However, note that all of the other timing parameters defined in this data sheet are specified for TTL logic levels and will differ for HC logic levels.



[‡]All voltage values are with respect to V_{SS}.

[‡]Values derived from characterization data and not tested.




FIGURE 4. INTERNAL CLOCK OPTION

PARAMETER MEASUREMENT INFORMATION




FIGURE 5. TEST LOAD CIRCUIT

electrical characteristics over specified temperature range (unless otherwise noted)

PARAME	TER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
loof Cumply gurrant	TMS320C10	f = 20.5 MHz, V _{CC} = 5.5 V, T _A = -40°C to 85°C		33	55	mA
ICC+ Supply current	TMS320C10-25	f = 25.6 MHz, V _{CC} = 5.5 V, T _A = 0°C to 70°C		40	65	mA

[†]All typical values are at T_A = 70 °C and are used for thermal resistance calculations.

CLOCK CHARACTERISTICS AND TIMING

The TMS320C10/C10-25 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 4). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PARAMETER		TEST CONDITIONS	MIN	NOM N	IAX	UNIT
Country from the second of	TMS320C10	T _A = -40°C to 85°C	6.7	2	0.5	MHz
Crystal frequency, f _x	TMS320C10-25	T _A = 0°C to 70°C	6.7	2	5.6	MHz
C1, C2		$T_A = -40$ °C to 85 °C		10		pF

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	T	TMS320C10			IS320C1	0-25	
	FANAMETER	TEST COMDITIONS	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _C (C)	CLKOUT cycle time [†]		195.12	200		156.25	160		ns
^t r(C)	CLKOUT rise time	D 025 O		10 [‡]			10 [‡]		ns
^t f(C)	CLKOUT fall time	$R_L = 825 \Omega$, $C_L = 100 pF$,		8‡			8 [‡]		ns
tw(CL)	Pulse duration, CLKOUT low	See Figure 5		92 [‡]			72 [‡]		ns
tw(CH)	Pulse duration, CLKOUT high	See Figure 5		90‡			70 [‡]		ns
td(MCC)	Delay time CLKIN1 to CLKOUT↓		25 [‡]		60‡	25 [‡]		50 [‡]	ns

 $^{^{\}dagger}t_{C(C)}$ is the cycle time of CLKOUT, i.e., $4*t_{C(MC)}$ (4 times CLKIN cycle time if an external oscillator is used).

timing requirements over recommended operating conditions

		7	TMS320C1	0	TR	48320C10)-25	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _C (MC)	Master clock cycle time	48.78	50	150	39.06	40	150	ns
tr(MC)	Rise time master clock input		5 [†]	10 [†]		5 [†]	10 [†]	ns
tf(MC)	Fall time master clock input		5 [†]	10 [†]		5 [†]	10 [†]	ns
tw(MCP)	Pulse duration master clock	0.4t _{c(MC)} †		0.6t _{c(MC)} †	0.45t _{c(MC)} †		0.55t _{c(MC)} †	ns
tw(MCL)	Pulse duration master clock low		20 [†]			15 [†]		ns
tw(MCH)	Pulse duration master clock high		20 [†]			15 [†]		ns

[†]Values derived from characterization data and not tested.



A-30

^{*}ICC characteristics are inversely proportional to temperature. For ICC dependance on temperature, frequency, and loading, see Figure 9.

^{*}Values derived from characterization data and not tested.

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

	PARAMETER	TEST	TM	\$320C10		TMS	320C10-25	
l	PARAMETER	CONDITIONS	MIN	TYP M	AX	MIN	TYP MAX	UNIT
^t d1	Delay time CLKOUT↓ to address bus valid		10 [†]		50	10 [†]	40	ns
td2	Delay time CLKOUT1 to MEN1]	1/4 t _{C(C)} - 5 [†]	¼ t _{c((}	2) + 15	14 t _{c(C)} - 5 †	1/4 t _{c(C)} + 12	ns
td3	Delay time CLKOUT to MEN1	}	- 10 [†]		15	- 10 [†]	12	ns
^t d4	Delay time CLKQUT↓ to DEN↓		1/4 t _{C(C)} - 5 †	1/4 t _C ((c) + 15	1/4 t _{C(C)} - 5 †	1/4 t _{C(C)} + 12	ns
^t d5	Delay time CLKOUT↓ to DEN1		- 10 [†]		15	-10 [†]	12	ns
^t d6	Delay time CLKQUT↓ to WE↓	R _L = 825 Ω,	1/4 t _{C(C)} - 5 [†]	1/4 t _c ((₍₎ + 15	½ t _{c(C)} − 5 †	½t _{c(C)} + 12	ns
^t d7	Delay time CLKOUT↓ to WE↑	C _L = 100 pF,	- 10 [†]		15	– 10 [†]	12	ns
td8	Delay time CLKOUT↓ to data bus OUT valid	See Figure 5		% t _{c((}	c) + 6 5		1/4 t _{C(C)} + 52	ns
t _{d9}	Time after CLKOUT↓ that data bus starts to be driven		% t _{C(C)} − 5 †			1/4 t _{C(C)} - 5 †		ns
^t d10	Time after CLKOUT↓ that data bus stops being driven			1/4 t _{c(C)}	+40†		1/4 t _{c(C)} + 40	ns
t _V	Data bus OUT valid after CLKOUT↓		1/4 t _{C(C)} - 10			1/4 t _{c(C)} - 10		ns
^t h(A-WMD)	Address hold time after WE†, MEN†, or DEN† (see Note 5)		-10 [†]			-10 [†]		ns
t _{su} (A-MD)	Address bus setup time prior to MEN↓ or DEN↓		½ t _{c(C)} – 45			¼ t _{c(C)} − 35		ns

¹Values derived from characterization data and not tested. NOTE 5: For interfacing I/O devices, see Figure 6.

timing requirements over recommended operating conditions

		TEST	TA	AS320C	10	TM	5320C1	0-25	UNIT
		CONDITIONS	MIN	NOM	MAX	MIN	NOM	MAX	UNIII
t _{su(D)}	Setup time data bus valid prior to CLKOUT	$R_L = 825 \Omega$,	50			40			ns
	Hold time data bus held valid after CLKOUT	$C_{L} = 100 pF,$	_		·	^			
[‡] h(D)	(see Note 2)	See Figure 5				U			ns

NOTE 2: Data may be removed from the data bus upor MENt or DENt preceding CLKOUT.

SUGGESTED I/O DECODE CIRCUIT

The circuit shown in Figure 6 is a design example for interfacing I/O devices to the TMS320C10/C10-25. This circuit decodes the address for output operations using the OUT instruction. The same circuit can be used to decode input and output operations if the inverter ('ALS04) is replaced with a NAND gate and both $\overline{\text{DEN}}$ and $\overline{\text{WE}}$ are connected. Inputs and outputs can be decoded at the same port provided the output of the decoder ('AS137) is gated with the appropriate signal ($\overline{\text{DEN}}$ or $\overline{\text{WE}}$) to select read or write (using an 'ALS32). Access times can be increased when the circuit shown in Figure 6 is repeated to support IN instructions with $\overline{\text{DEN}}$ connected rather than $\overline{\text{WE}}$.

The table write (TBLW) function requires a different circuit. A detailed discussion of an example circuit for this function is described on page 315 of the application report, "Interfacing External Memory to the TMS32010," published in the book, *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A). A schematic of this circuit is shown on page 318 of that book.






FIGURE 6. I/O DECODE CIRCUIT

RESET (RS) TIMING

switching characteristics over recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{d11} Delay time DEN1, WE1, and MEN1 from RS	R _L = 825 Ω,		½ t _{c(C)} + 50 [†]	ns
t _{dis(R)} Data bus disable time after RS	C _L = 100 pF, See Figure 5		1/4 t _{C(C)} + 50 [†]	ns

[†]These values were derived from characterization data and not tested.

timing requirements over recommended operating conditions

	1	MS320C	10	TN	IS320C10	-25	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _{SU(R)} Reset (RS) setup time prior to CLKOUT (see Note 3)	50			40			ns
t _{W(R)} RS pulse duration	5t _{c(C)}			5t _{c(C)}			ns

NOTE 3: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.

INTERRUPT (INT) TIMING

timing requirements over recommended operating conditions

	TMS320C10		TMS320C10-25			1 1047	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _{f(INT)} Fall time INT			15	-		15	ns
t _{w(INT)} Pulse duration INT	t _C (C)			t _{c(C)}			ns
t _{su(INT)} Setup time INT↓ before CLKOUT↓	50			40			ns

I/O (BIO) TIMING

timing requirements over recommended operating conditions

	1	MS320C	10	TN	IS320C10	-25	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
tf(IO) Fall time BIO			15			15	ns
tw(IO) Pulse duration BIO	t _C (C)			tc(C)	ı		ns
t _{SU(IO)} Setup time BIO↓ before CLKOUT↓	50			40			ns



A-32

electrical characteristics over specified temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
ICC [‡] Supply current	f = 14.4 MHz, V _{CC} = 5.5 V, T _A = 0°C to 70°C		28	55	mA

 $^{^{\}dagger}$ All typical values are at $T_A = 70\,^{\circ}$ C and are used for thermal resistance calculations.

CLOCK CHARACTERISTICS AND TIMING

The TMS320C10-14 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 4). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency, f _x	T _A = 0°C to 70°C	6.7		14.4	MHz
C1, C2	$T_A = 0$ °C to 70°C		10		pF

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _c (C)	CLKOUT cycle time†		277.78			ns
tr(C)	CLKOUT rise time	0 035.0		10		ns
tf(C)	CLKOUT fall time	$R_{L} = 825 \Omega,$	8			ns
tw(CL)	Pulse duration, CLKOUT low	C _L = 100 pF,	131		ns	
tw(CH)	Pulse duration, CLKOUT high	See Figure 5		ns		
td(MCC)	Delay time CLKIN↑ to CLKOUT↓		25 [‡]		60‡	ns

 $^{^{\}dagger}t_{c(C)}$ is the cycle time of CLKOUT, i.e., $4^{*}t_{c(MC)}$ (4 times CLKIN cycle time if an external oscillator is used).

		MIN	NOM	MAX	UNIT
t _C (MC)	Master clock cycle time	69.5		150	ns
tr(MC)	Rise time master clock input		5†	10 [†]	ns
tf(MC)	Fall time master clock input		5†	10 [†]	ns
w(MCP)	Pulse duration master clock	0.4t _{c(MC)} †		0.6t _{c(MC)} †	ns
tw(MCL)	Pulse duration master clock low, t _C (MC) = 50 ns		20 [†]		ns
tw(MCH)	Pulse duration master clock high, t _{c(MC)} = 50 ns		20 [†]		ns

[†]Values derived from characterization data and not tested.



^{*}I_{CC} characteristics are inversely proportional to temperature. For I_{CC} dependence on temperature, frequency, and loading, see Figure 9.

[‡]Values derived from characterization data and not tested.

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
^t d1	Delay time CLKOUT↓ to address bus valid		10 [†]	50	ns
^t d2	Delay time CLKOUT↓ to MEN↓		1/4 t _{C(C)} - 5 [†]	1/4 t _{C(C)} + 15	ns
t _{d3}	Delay time CLKOUT↓ to MEN↑		- 10 [†]	15	ns
^t d4	Delay time CLKOUT↓ to DEN↓		1/4 t _{C(C)} - 5 [†]	1/4 t _{c(C)} + 15	ns
^t d5	Delay time CLKOUT↓ to DEN↑		- 10 [†]	15	ns
^t d6	Delay time CLKOUT↓ to WE↓		½ t _{c(C)} −5 [†]	½t _{c(C)} + 15	ns
¹ d7	Delay time CLKOUT↓ to WE↑		-10 [†]	15	ns
^t d8	Delay time CLKOUT↓ to data bus OUT valid	$R_L = 825 \Omega$,		1/4 t _{c(C)} + 65	ns
t _d 9	Time after CLKOUT↓ that data bus starts to be driven	C _L = 100 pF, See Figure 5	% t _{c(C)} - 5 [†]		ns
^t d10	Time after CLKOUT↓ that data bus stops being driven			½ t _{c(C)} + 40 [†]	ns
t _V	Data bus OUT valid after CLKOUT↓		1/4 t _{c(C)} - 10		ns
th(A-WMD)	Address hold time after WE1, MEN1, or DEN1 (see Note 5)		-10 [†]		ns
t _{su(A-MD)}	Address bus setup time prior to MEN↓ or DEN↓		1/4 t _{C(C)} - 45		ns

[†]Values derived from characterization data and not tested. NOTE 5: For interfacing I/O devices, see Figure 6.

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{su(D)}	Setup time data bus valid prior to CLKOUT↓	R _L = 825 Ω,	50			ns
•	Hold time data bus held valid after CLKOUT↓	C _L = 100 pF,				
th(D)	(see Note 2)	See Figure 5	١ ،			ns

NOTE 2: Data may be removed from the data bus upon MEN† or DEN† preceding CLKOUT↓.



RESET (RS) TIMING

switching characteristics over recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
td11 Delay time DEN1, WE1, and MEN1 from RS	R _L = 825 Ω,		½t _{c(C)} + 50 [†]	ns
t _{dis(R)} Data bus disable time after RS	C _L = 100 pF, See Figure 5		½t _{c(C)} +50 [†]	ns

[†]These values were derived from characterization data and not tested.

timing requirements over recommended operating conditions

	MIN	NOM	MAX	UNIT
t _{SU(R)} Reset (RS) setup time prior to CLKOUT (see Note 3)	50			ns
tw(R) RS pulse duration	5t _{c(C)}			ns

NOTE 3: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.

INTERRUPT (INT) TIMING

timing requirements over recommended operating conditions

	MIN	NOM	MAX	UNIT
t _{f(INT)} Fall time INT			15	ns
t _{W(INT)} Pulse duration INT	t _c (C)			ns
tsu(INT) Setup time INT before CLKOUT	50			ns

I/O (BIO) TIMING

	MIN I	XAM MON	UNIT
t _{f(IO)} Fall time BIO		15	ns
t _{W(IO)} Pulse duration BIO	t _{c(C)}		ns
t _{suf(O)} Setup time BIO1 before CLKOUT1	50		ns



electrical characteristics over specified temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
	TMS320C15	f = 20.5 MHz, V _{CC} = 5.5 V, T _A = 0°C to 70°C	45	55	
1 1 0	TMS320C15-25	f = 25.6 MHz, V _{CC} = 5.5 V, T _A = 0°C to 70°C	50	65	
ICC [‡] Supply current	TMS320E15	f = 20.5 MHz, V _{CC} = 5.25 V, T _A = -40°C to 85°C	55	75	mA
	TMS320E15-25	f = 25.6 MHz, V _{CC} = 5.25 V, T _A = 0°C to 70°C	65	85	

[†]All typical values are at $T_A = 70$ °C and are used for thermal resistance calculations.

CLOCK CHARACTERISTICS AND TIMING

The TMS320C15/E15 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 4). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PAR	AMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency, f _X	TMS320C15	T _A = 0°C to 70°C	6.7		20.5	MHz
	TMS320E15	T _A = -40°C to 85°C	6.7		20.5	MHz
	TMS320C15-25/E15-25	T _A = 0°C to 70°C	6.7		25.6	MHz
C1, C2		T _A = 0°C to 70°C		10		pF

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions

PARAMETER		TEST CONDITIONS	TM\$320C15/E15			TM8320C15-25/E15-25			LIMIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _C (C)	CLKOUT cycle time [†]	R _L = 825 Ω, C _L = 100 pF, See Figure 5	195.12	200		156.25	160		ns
t _{r(C)}	CLKOUT rise time			10‡			10 [‡]		ns
t _{f(C)}	CLKOUT fall time			8‡			8‡		ns
tw(CL)	Pulse duration, CLKOUT low			92 [‡]			72‡		ns
tw(CH)	Pulse duration, CLKOUT high			90‡			70 [‡]		ns
[‡] d(MCC)	Delay time CLKIN1 to CLKOUT		25 [‡]		60‡	25 [‡]		50‡	ns

[†]t_{C(C)} is the cycle time of CLKOUT, i.e., 4*t_{C(MC)} (4 times CLKIN cycle time if an external oscillator is used).



[‡]I_{CC} characteristics are inversely proportional to temperature. For I_{CC} dependence on temperature, frequency, and loading, see Figure 9.

[‡]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

		TM	IS320C15/	E15	TMS3	20C15-25	Æ15-25	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONL
t _c (MC)	Master clock cycle time	48.78	50	150	39.06	40	150	ns
tr(MC)	Rise time master clock input		5†	10 [†]		5 [†]	10 [†]	ns
tf(MC)	Fall time master clock input		5 [†]	10 [†]		5 [†]	10 [†]	ns
tw(MCP)	Pulse duration master clock	0.4t _{c(MC)} †		0.6t _{c(MC)} †	0.45t _{c(MC)} †		0.55t _{c(MC)} †	ns
tw(MCL)	Pulse duration master clock low		20 [†]			15 [†]		ns
tw(MCH)	Pulse duration master clock high		20 [†]			15 [†]		ns

[†]Values derived from characterization data and not tested.

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

		TEST	TMS3	20C15/E15	TMS3200	15-25/E15-25	UNIT
	PARAMETER	CONDITIONS	MIN	TYP MAX	MIN	TYP MAX	UNIT
^t d1	Delay time CLKOUT↓ to address bus valid		10 [†]	50	10 [†]	40	ns
^t d2	Delay time CLKOUT↓ to MEN↓	İ	1/4 t _{c(C)} - 5 †	1/4 t _{C(C)} + 15	1/4 t _{C(C)} - 5 [†]	1/4 t _{c(C)} + 12	ns
td3	Delay time CLKOUT↓ to MEN↑		− 10 [†]	15	- 10 [†]	12	ns
^t d4	Delay time CLKOUT↓ to DEN↓		% t _{c(C)} - 5 [†]	¼t _{c(C)} + 15	1/4 t _{c(C)} - 5 †	1/4 t _{c(C)} + 12	ns
t _{d5}	Delay time CLKOUT↓ to DEN1		- 10 [†]	15	- 10 [†]	12	ns
^t d6	Delay time CLKOUT↓ to WE↓		½t _{c(C)} -5 [†]	½t _{c(C)} +15	½t _{c(C)} - 5 [†]	½t _{c(C)} + 12	ns
^t d7	Delay time CLKOUT↓ to WE↑		- 10 [†]	15	- 10 [†]	12	ns
td8	Delay time CLKOUT↓ to data bus OUT valid	:		1/4 t _{c(C)} + 65		1/4 t _{C(C)} + 52	กร
^t d9	Time after CLKOUT↓ that data bus starts to be driven	R _L = 825 Ω, C _L = 100 pF,	14tc(C) -5†		%t _{c(C)} -5 [†]		ns
^t d10	Time after CLKOUT↓ that data bus stops being driven (TMS320C15/C15-25 only)	See Figure 5	-	%t _{c(C)} +40 [†]		%t _{c(C)} +40 [†]	ns
^t d10	Time after CLKOUT↓ that data bus stops being driven (TMS320E15/E15-25 only)			½t _{c(C)} + 70 [†]		%t _{c(C)} + 70 [†]	ns
t _v	Data bus OUT valid after CLKOUT↓]	1/4 t _{C(C)} - 10		1/4 t _{c(C)} - 10		ns
th(A-WMD)	Address hold time after WE1, MEN1, or DEN1 (see Note 1)		0†	2†	O [†]	2†	ns
t _{su(A-MD)}	Address bus setup time prior to DEN↓]	% t _{c(C)} - 45		1/4 t _{c(C)} - 35		ns

[†]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

		TEST	TMS	320C15	/E15	TMS32	OC15-25	/E15-25	UNIT
ĺ		CONDITIONS	MIN	NOM	MAX	MIN	NOM	MAX	0101
t _{su(D)}	Setup time data bus valid prior to CLKOUT↓	R _L = 825 Ω,	50			40			ns
	Hold time data bus held valid after CLKOUT↓	C _L = 100 pF,	0		-	٥			ns
th(D)	(see Note 2)	See Figure 5	Ŭ.						

NOTE 2: Data may be removed from the data bus upon MEM1 or DEN1 preceding CLKOUT.



NOTE 1: Address bus will be valid upon WE1, DEN1, or MEN1.

RESET (RS) TIMING

switching characteristics over recommended operating conditions

PARAMETER	TEST CONDITIONS	MiN	TYP MAX	UNIT
t _{d11} Delay time DEN1, WE1, and MEN1 from RS	R _L = 825 Ω,		½ t _{c(C)} + 50 [†]	ns
t _{dis(R)} Data bus disable time after RS	C _L = 100 pF, See Figure 5		1/4 t _{C(C)} + 50 [†]	ns

[†]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

	TMS320C15/E15		TMS320C15-25/E15-25			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _{Su(R)} Reset (RS) setup time prior to CLKOUT (see Note 3)	50			40			ns
t _{W(R)} RS pulse duration	5t _{c(C)}			5t _{c(C)}			ns

NOTE 3: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.

INTERRUPT (INT) TIMING

timing requirements over recommended operating conditions

	TM	TMS320C15/E15			TMS320C15-25/E15-25			
	MIN	NOM	MAX	MIN NOM		MAX	UNIT	
t _{f(INT)} Fall time INT			15			15	ns	
tw(INT) Pulse duration INT	t _C (C)			t _C (C)			ns	
t _{su(INT)} Setup time INT↓ before CLKOUT↓	50			40			ns	

I/O (BIO) TIMING

timing requirements over recommended operating conditions

	TMS320C15/E15			TMS32	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t _{f(IO)} Fall time BIO			15			15	ns
tw(IO) Pulse duration BIO	t _{c(C)}			t _c (C)			ns
t _{su(IO)} Setup time BIO↓ before CLKOUT↓	50			40			ns

electrical characteristics over specified temperature range (unless otherwise noted)

PARAM	PARAMETER TEST CONDITIONS			TYP	MAX	UNIT
loc‡ Supply current	TMS320C17	f = 20.5 MHz, V _{CC} = 5.5 V, T _A = 0°C to 70°C		50	65	A
ICC+ Supply current	TMS320E17	f = 20.5 MHz, V _{CC} = 5.25 V, T _A = -40°C to 85°C		55	75	mA

[†]All typical values are at T_A = 70 °C and are used for thermal resistance calculations.

CLOCK CHARACTERISTICS AND TIMING

The TMS320C17/E17 can use either its internal oscillator or an external frequency source for a clock.

internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 4). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency, f _X	TMS320C17	T _A = 0°C to 70°C	6.7		20.5	MHz
	TMS320E17	T _A = -40°C to 85°C	6.7		20.5	MHz
C1, C2	_	T _A = 0°C to 70°C		10		pF

external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

switching characteristics over recommended operating conditions

	DADAMETER	TEGT COMPLETIONS	TMS:	320C17/	Æ17	UNIT
	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	ON
t _c (C)	CLKOUT cycle time†		195.12	200		ns
tr(C)	CLKOUT rise time	$R_l = 825 \Omega$,		10 [‡]		ns
tf(C)	CLKOUT fall time	-		8‡		ns
tw(CL)	Pulse duration, CLKOUT low	C _L = 100 pF, See Figure 5		92 [‡]		ns
tw(CH)	Pulse duration, CLKOUT high	See Figure 5		90‡		ns
td(MCC)	Delay time CLKIN↑ to CLKOUT↓		25 [‡]		60‡	ns

 $[\]dagger t_{C(C)}$ is the cycle time of CLKOUT, i.e., $4*t_{C(MC)}$ (4 times CLKIN cycle time if an external oscillator is used).



FICC characteristics are inversely proportional to temperature. For ICC dependance on temperature, frequency, and loading, see Figure 9.

[‡]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

		TMS320C17/E17			
		MIN	NOM	MAX	UNIT
tc(MC)	Master clock cycle time	48.78	50	150	ns
tr(MC)	Rise time master clock input		5†	10 [†]	ns
tf(MC)	Fall time master clock input		5 [†]	10 [†]	пѕ
tw(MCP)	Pulse duration master clock	0.45t _{c(MC)} †		0.6t _{c(MC)} †	ns
tw(MCL)	Pulse duration master clock low		20 [†]		ns
tw(MCH)	Pulse duration master clock high		20 [†]		ns

[†]Values derived from characterization data and not tested.

MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	TM:	S320C17/E17	
	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
^t d1	Delay time CLKOUT↓ to address bus valid		10 [†]	50	ns
t _{d4}	Delay time CLKOUT1 to DEN1		1/4 t _{C(C)} - 5 †	1/4 t _{c(C)} + 15	ns
t _{d5}	Delay time CLKOUT↓ to DEN↑		- 10 [†]	15	ns
^t d6	Delay time CLKOUT↓ to WE↓	$R_L = 825 \Omega$,	1/2 t _{C(C)} - 5 [†]	½ t _{c(C)} + 15	ns
t _{d7}	Delay time CLKOUT↓ to WE1	$C_L = 100 pF$,	- 10 [†]	15	ns
^t d8	Delay time CLKOUT↓ to data bus OUT valid	See Figure 5		1/4 t _{c(C)} + 65	ns
t _d 9	Time after CLKOUT1 that data bus starts to be driven		1/4 t _{c(C)} - 5 †		ns
^t d10	Time after CLKOUT↓ that data bus stops being driven			¼t _{c(C)} + 70 [†]	ns
t _V	Data bus OUT valid after CLKOUT↓		1/4 t _{c(C)} - 10		ns
th(A-WMD)	Address hold time after WE† or DEN† (see Note 1)		O [†]	2 [†]	ns
t _{su(A-MD)}	Address bus setup time prior to DEN↓		1/4 t _{C(C)} - 45		ns

[†]Values derived from characterization data and not tested.

NOTE 1: Address bus will be valid upon WE†, DEN†, or MEN†.

timing requirements over recommended operating conditions

		TEST CONDITIONS		TMS320C17/E17		UNIT
				MAX	UNII	
t _{su(D)}	Setup time data bus valid prior to CLKOUT↓	$R_L = 825 \Omega$	50			ns
t _{h(D)}	Hold time data bus held valid after CLKOUT↓	$C_L = 100 pF$,		_		
	(see Note 2)	See Figure 5	1 0	0		ns

NOTE 2: Data may be removed from the data bus upon $\overline{\text{DEN}}\uparrow$ preceding CLKOUT.



RESET (RS) TIMING

switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t d11	Delay time DEN1 and WE1 from RS				½ t _{c(C)} + 50 [†]	ns
tdis(R)	Data bus disable time after RS	$R_i = 825 \Omega$			% t _{c(C)} + 50 [†]	ns
	Delay time from RS↓ to	C _L = 100 pF,			200†	ns
^t d12	high-impedance SCLK	See Figure 5			200	
	Delay time from RS↓ to	See Figure 5			200 [†]	ns
^t d13	high-impedance DX1, DX0				200	110

[†]Values derived from characterization data and not tested.

timing requirements over recommended operating conditions

	TMS3	TMS320C17/E17 MIN NOM MAX	
	MIN		
t _{SU(R)} Reset (RS) setup time prior to CLKOUT (see Note 3)	50		ns
t _{w(R)} RS pulse duration	5t _{c(C)}		ns

NOTE 3: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation.

INTERRUPT (EXINT) TIMING

timing requirements over recommended operating conditions

		TMS32	TMS320C17/E17			
		MIN P	MIN NOM MAX			
tf(INT)	Fall time EXINT		15	ns		
tw(INT)	Pulse duration EXINT	t _c (C)		ns		
t _{su(INT)}	Setup time EXINT before CLKOUT	50		ns		

I/O (BIO) TIMING

timing requirements over recommended operating conditions

	TMS320C17/E17	UNIT
	MIN NOM MA	COMMIT
tf((O) Fall time BIO	1	5 ns
tw(IO) Pulse duration BIO	t _{c(C)}	ns
t _{su(IO)} Setup time BIO↓ before CLKOUT↓	50	ns

switching characteristics over recommended operating conditions

Γ	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ľ	t _{d(XF)} Delay time CLKOUT↓ to valid XF	R _L = 825 Ω, C _L = 100 pF, See Figure 5	5†		115	ns

[†]Values derived from characterization data and not tested.



SERIAL PORT TIMING

switching characteristics over recommended operating conditions

	PARAMETER	MIN TYP MAX	UNIT
td(CH-FR)	Internal framing (FR) delay from SCLK rising edge	70	ns
td(DX1-CL)	DX bit 1 valid before SCLK falling edge	20	ns
td(DX2-CL)	DX bit 2 valid before SCLK falling edge	20 '	ns
th(DX)	DX hold time after SCLK falling edge	t _c (SCLK)/2	ns

timing requirements over recommended operating conditions, f = 25 MHz

-		MIN	NOM	MAX	UNIT
¹c(SCLK)	Serial port clock (SCLK) cycle time (see Note 6)	390		4770	ns
tf(SCLK)	Serial port clock (SCLK) fall time			30 [†]	ns
¹r(SCLK)	Serial port clock (SCLK) rise time			30 [†]	ns
tw(SCLKL)	Serial port clock (SCLK) low-pulse duration (see Note 7)	185		2500	
tw(SCLKH)	Serial port clock (SCLK) high-pulse duration (see Note 7)	185		2500	ns
t _{su(FS)}	FSX/FSR setup time before SCLK falling edge	100			ns
t _{su(DR)}	DR setup time before SCLK falling edge	20			กร
th(DR)	DR hold time after SCLK falling edge	20			ns

[†]Values derived from characterization data and not tested.

NOTES: 6. Minimum cycle time is $2t_{\text{C(C)}}$ where $t_{\text{c(C)}}$ is CLKOUT cycle time.

7. The duty cycle of the serial port clock must be within 45 to 55 percent.

COPROCESSOR INTERFACE TIMING

switching characteristics over recommended operating conditions

	PARAMETER	MIN NOM MAX	UNIT
^t d(R-A)	RD low to TBLF high	75	ns
td(W-A)	WR low to RBLE high	75	ns
ta(RD)	RD low to data valid	80	ns
th(RD)	Data hold time after RD high	25	ns

timing requirements over recommended operating conditions


		MIN NOM MAX	UNIT
th(HL)	HI/LO hold time after WR or RD high	25	ns
t _{su(HL)}	HI/LO setup time prior to WR or RD low	40	ns
t _{su(WR)}	Data setup time prior to WR high	30	ns
ኒ ት(WR)	Data hold time after WR high	25	ns
tw(RDL)	RD low-pulse duration	80	ns
tw(WRL)	WR low-pulse duration	60	ns

TIMING DIAGRAMS

This section contains all the timing diagrams for the TMS320 first-generation devices. For a specific device, refer to the top corner of pages 46-51.


Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

clock timing



[†]t_{d(MCC)} and t_{w(MCP)} are referenced to an intermediate level of 1.5 volts on the CLKIN waveform.


memory read timing





TMS320 FIRST-GENERATION DEVICES

TBLR instruction timing




LEGEND:

- 1. TBLR INSTRUCTION PREFETCH
- 2. DUMMY PREFETCH
- 3. DATA FETCH
- 4. NEXT INSTRUCTION PREFETCH
- 5. ADDRESS BUS VALID
- 6. ADDRESS BUS VALID

- 7. ADDRESS BUS VALID
- 8. ADDRESS BUS VALID
- 9. INSTRUCTION VALID
- 10. INSTRUCTION VALID
- 11. DATA INPUT VALID
 12. INSTRUCTION VALID

TBLW instruction timing




LEGEND:

- 1. TBLW INSTRUCTION PREFETCH
- 2. DUMMY PREFETCH
- 3. NEXT INSTRUCTION PREFETCH
- 4. ADDRESS BUS VALID
- 5. ADDRESS BUS VALID
- 6. ADDRESS BUS VALID

- 7. ADDRESS BUS VALID
- 8. INSTRUCTION VALID
- 9. INSTRUCTION VALID
- 10. DATA OUTPUT VALID
- 11. INSTRUCTION VALID



IN instruction timing




LEGEND:

- IN INSTRUCTION PREFETCH
- **NEXT INSTRUCTION PREFETCH**
- ADDRESS BUS VALID
- PERIPHERAL ADDRESS VALID
- 5. ADDRESS BUS VALID
- 6. INSTRUCTION VALID
- 7. DATA INPUT VALID

8. INSTRUCTION VALID

OUT instruction timing




LEGEND:

- **OUT INSTRUCTION PREFETCH**
- **NEXT INSTRUCTION PREFETCH**
- ADDRESS BUS VALID
- PERIPHERAL ADDRESS VALID
- 5. ADDRESS BUS VALID
- 6. INSTRUCTION VALID
- 7. DATA OUTPUT VALID
- 8. INSTRUCTION VALID




reset timing




- NOTES: A. RS forces DEN, WE, and MEN high and places data bus D0 through D15 in a high-impedance state. AB outputs (and program counter) are synchronously cleared to zero after the next complete CLK cycle from RS1.
 - B. RS must be maintained for a minimum of five clock cycles.
 - C. Resumption of normal program will commence after one complete CLK cycle from RS1.
 - D. Due to the synchronizing action on RS, time to execute the function can vary dependent upon when RS1 or RS1 occur in the CLK cycle.
 - E. Diagram shown is for definition purpose only. DEN, WE, and MEN are mutually exclusive.
 - F. During a write cycle, RS may produce an invalid write address.

interrupt timing




BIO timing






reset timing




interrupt timing






BIO timing




XF timing



LEGEND:

- 1. PORT ADDRESS VALID
- 2. OUT OPCODE VALID
- 3. PORT DATA VALID
- 4. NEXT INSTRUCTION OPCODE VALID


external framing: transmit timing



NOTES: G. Data valid on transmit outputs until SCLK rises.

H. The most significant bit is shifted first.


external framing: receive timing



NOTE H: The most significant bit is shifted first.




internal framing: variable-data rate




NOTE H: The most significant bit is shifted first.

internal framing: fixed-data rate




NOTE H: The most significant bit is shifted first.

coprocessor timing: external write to coprocessor port



coprocessor timing: external read from coprocessor port





This Page Intentionally Left Blank



EPROM PROGRAMMING

absolute maximum ratings over specified temperature range (unless otherwise noted)†

NOTE 1. All voltage values are with respect to GND.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Vpp Supply voltage (see Note 2)		12.5	12.75	V

NOTE 2: Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.25 V).

electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
IPP1	Vpp supply current	Vpp = V _{CC} = 5.5 V			100	μA
IPP2	Vpp supply current	Vpp = 72.5 V		30	50	mA
	(during program pulse)			30	50	mA

[†]All typical values except for I_{CC} are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

recommended timing requirements for programming, $T_A = 25$ °C, $V_{CC} = 6$ V, $V_{PP} = 12.5$ V (see Note 3)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	3.8		63	ms
t _{su(A)}	Address setup time	2			μs
t _{su(E)}	E setup time	2			μS
^t su(G)	G setup time	2			μS
^t dis(G)	Output disable time from G	0		130 [†]	ns
t _{en(G)}	Output enable time from G			150 [†]	ns
^t su(D)	Data setup time	2			μS
t _{su(VPP)}	Vpp setup time	2			μS
t _{su{VCC}}	VCC setup time	2			μs
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS

[†]Values derived from characterization data and not tested.

NOTES: 3. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.25 V during programming.

Common test conditions apply for tdis(G) except during programming.



[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PROGRAMMING THE TMS320E15/E17 EPROM CELL

Each TMS320E15/E17 device includes a 4K x 16-bit industry-standard EPROM cell for prototyping, early field testing, and low-volume production. In conjunction with this EPROM, the TMS320C15/C17 with a 4K-word masked ROM, then, provides more migration paths for cost-effective production.

EPROM adaptor sockets are available that provide pin-to-pin conversions for programming any TMS320E15/E17 device. One adaptor socket (part number RTC/PGM320A-06), shown in Figure 7, converts a 40-pin DIP device into an equivalent 28-pin device. Another socket (part number RTC/PGM320C-06), not shown, permits 44- to 28-pin conversion.





FIGURE 7. EPROM ADAPTOR SOCKET (40-pin to 28-pin DIP Conversion)

Key features of the EPROM cell include the normal programming operation as well as verification. The EPROM cell also includes a code protection feature that allows code to be protected against copyright violations.

The TMS320E15/E17 EPROM cell is programmed using the same family and device codes as the TMS27C64 8K x 8-bit EPROM. The TMS27C64 EPROM series are ultraviolet-light erasable, electrically programmable, read-only memories, fabricated using HVCMOS technology. They are pin-compatible with existing 28-pin ROMs and EPROMs. These EPROMs operate from a single 5-V supply in the read mode; however, a 12.5-V supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

Figure 8 shows the wiring conversion to program the TMS320E15/E17 using the 28-pin pinout of the TMS27C64. The table of pin nomenclature provides a description of the TMS27C64 pins. The code to be programmed into the device should be in serial mode. The TMS320E15/E17 uses 13 address lines to address the 4K-word memory in byte format.





CAUTION

Although acceptable by some EPROM programmers, the signature mode cannot be used on any TMS320E1x device. The signagure mode will input a high-level voltage (12.5 Vdc) onto pin A9. Since this pin is not designed for high voltage, the cell will be damaged. To prevent an accidental application of voltage, Texas Instruments has inserted a 3.9 $k\Omega$ resistor between pin A9 of the TI programmer socket and the programmer itself.

PIN NOMENCLATURE (TMS320E15/TMS320E17)

NAME	I/O	DEFINITION
A0-A12		On-chip EPROM programming address lines
CLKIN	1 1	Clock oscillator input
Ē	1 1	EPROM chip select
EPT		EPROM test mode select
G	1	EPROM read/verify select
GND	1	Ground
PGM	1 1	EPROM write/program select
Q1-Q8	1/0	Data lines for byte-wide programming of on-chip 8K bytes of EPROM
RS	1 1	Reset for initializing the device
Vcc	1 1	5-V power supply
VPP	1 1	12.5-V power supply

FIGURE 8. TMS320E15/E17 EPROM PROGRAMMING CONVERSION TO TMS27C64 EPROM PINOUT



Table 8 shows the programming levels required for programming, verifying, reading, and protecting the EPROM cell.

TABLE 8. TMS320E15/E17 PROGRAMMING MODE LEVELS

SIGNAL NAME	TMS320E15 PIN	TMS27C64 PIN	PROGRAM	VERIFY	READ	PROTECT VERIFY	EPROM PROTECT
Ē	25	20	VIL	۷ _{IL}	VIL	VIL	VIH
G	24	22	ViH	PULSE	PULSE	V _{IL}	VIH
PGM	23	27	PULSE	ViH	ViH	VIH	VIH
V _{PP}	3	1	V _{PP}	Vpp	Vcc	V _{CC} + 1	Vpp
Vcc	30	28	Vcc	Vcc	Vcc	V _{CC} + 1	V _{CC} + 1
VSS	10	14	Vss	VSS	VSS	VSS	VSS
CLKIN	8	14	VSS	٧ss	VSS	V _{SS}	VSS
RS	4	14	Vss	VSS	VSS	VSS	VSS
EPT	5	26	VSS	VSS	VSS	VPP	Vpp
Q1-Q8	11-18	11-13, 15-19	DIN	COUT	COUT	Q8 = RBIT	Q8 = PULSE
A0-A3	2,1,40,39	10-7	ADDR	ADDR	ADDR	X	Х
A4	38	6	ADDR	ADDR	ADDR	X	VIH
A5	37	5	ADDR	ADDR	ADDR	х	Х
A6	36	4	ADDR	ADDR	ADDR	V _{IL}	х
A7-A9	35,34,29	3,25,24	ADDR	ADDR	ADDR	х	х
A10-A12	28-26	21,23,2	ADDR	ADDR	ADDR	Х	Х

LEGEND

 $V_{IH} = TTL \text{ high level; } V_{IL} = TTL \text{ low level; ADDR} = \text{byte address bit}$

 $Vpp = 12.5 \text{ V} \pm 0.25 \text{ V}; V_{CC} = 5 \text{ V} \pm 0.25 \text{ V}; X = don't care}$

PULSE = low-going TTL level pulse; DIN = byte to be programmed at ADDR

QOLIT = byte stored at ADDR; RBIT = ROM protect bit.

programming

Since every memory bit in the cell is a logic 1, the programming operation reprograms certain bits to 0. Once programmed, these bits can only be erased using ultraviolet light. The correct byte is placed on the data bus with Vpp set to the 12.5-V level. The \overline{PGM} pin is then pulsed low to program in the zeroes.

erasure

Before programming, the device must be erased by exposing it to ultraviolet light. The recommended minimum exposure dose (UV-intensity X exposure-time) is 15 watt-seconds per square centimeter. A typical 12 milliwatt-seconds per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After exposure, all bits are in the high state.

verify/read

To verify correct programming, the EPROM cell can be read using either the verify or read line definitions shown in Table 8, assuming the inhibit bit has not been programmed.

program inhibit

Programming may be inhibited by maintaining a high level input on the Epin or PGM pin.

read

The EPROM contents may be read independent of the programming cycle, provided the RBIT (ROM protect bit) has not been programmed. The read is accomplished by setting \overline{E} to zero and pulsing \overline{G} low. The contents of the EPROM location selected by the value on the address inputs appear on Q8-Q1.



output disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by establishing the output disable state. This state is selected by setting \overline{G} and \overline{E} pins high. While output disable is selected, Q8-Q1 are placed in the high-impedance state.


EPROM protection

To protect the proprietary algorithms existing in the code programmed on-chip, the ability to read or verify code from external accesses can be completely disabled. Programming the RBIT disables external access of the EPROM cell, making it impossible to access the code resident in the EPROM cell. The only way to remove this protection is to erase the entire EPROM cell, thus removing the proprietary information. The signal requirements for programming this bit are shown in Table 8. The cell can be determined as protected by verifying the programming of the RBIT shown in the table.

standard programming procedure


Before programming, the device must first be completely erased. Then the device can be programmed with the correct code. It is advisable to program unused sections with zeroes as a further security measure. After the programming is complete, the code programmed into the cell should be verified. If the cell passes verification, the next step is to program the ROM protect bit (RBIT). Once the RBIT programming is verified, an opaque label should be placed over the window to protect the EPROM cell from inadvertent erasure by ambient light. At this point, the programming is complete, and the device is ready to be placed into its destination circuit.

program cycle timing






TYPICAL POWER VS. FREQUENCY GRAPHS



(a) - 40 °C TO 85 °C TEMPERATURE RANGE



(b) VOLTAGE = 5 V; TEMPERATURE = 25°C

FIGURE 9. TYPICAL CMOS ICC VS. FREQUENCY



PACKAGE TYPES

PACKAGE TYPE	SUFFIX	FAMILY MEMBERS
	N	NMOS: TMS32010
40-pin plastic DIP (100-mil pin spacing)		TMS320C10, TMS320C10-14, TMS320C10-25,
		TMS320C15, TMS320C15-25, TMS320C17
40-pin windowed ceramic DIP	JD	CMOS: TMS320E15, TMS320E15-25, TMS320E17
(100-mil pin spacing)		CIMO3. TM3320E13, TM3320E13-23, TM3320E17
44-lead PLCC (50-mil pin spacing)	FN	CMOS: TMS320C10, TMS320C10-25,
44-lead FLCC (50-mil pin spacing)		TMS320C15, TMS320C15-25, TMS320C17
44-lead windowed CER-QUAD	FZ	CMOS: TMS320E15, TMS320E15-25, TMS320E17
(50-mil pin spacing)		CMIOS: IMISSZUETS, IMISSZUETS-25, IMISSZUET/

THERMAL DATA


thermal resistance characteristics

PACKAGE	RøJA °C/W)	R _Ø JC (°C/W)	
40-pin plastic dual-in-line package (NMOS)	51.6	16.6	
40-pln plastic dual-in-line package (CMOS)	84	26	
40-pin windowed ceramic dual-in-line package (CMOS)	40	8	
44-lead plastic chip carrier package (CMOS)	60	17	
44-lead CER-QUAD chip carrier package (CMOS) 63.8			




MECHANICAL DATA

40-pin plastic dual-in-line package



NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.

40-pin windowed ceramic dual-in-line package




NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.






44-lead plastic chip package





44-lead FZ CER-QUAD chip carrier package



NOTES: 1. Glass is optional, and the diameter is dependent on device application.

- 2. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.
- 3. Location of each pin is within 0,127 (0.005) of its true position with respect to center pin on each side.
- 4. The lead contact points are planar and within 0,15 (0.006).

TMS320 FIRST-GENERATION DIGITAL SIGNAL PROCESSORS

IN	DEX
accumulator 6	instruction set
ALU	interrupts
architecture	I/O channels
TMS320 Family	
TMS320C17/E17 19-21	key features
	TMS32010/C10 (all speeds) 4
block diagram	TM\$320C15/E15 (all speeds) 4
asynchronous input	TMS320C17/E175
synchronization circuits 24	
TMS32010/C10/C15/E15 (all speeds)	mechanical data60-62
	memory
TMS320C17/E17 5, 18, 21, 22	TMS32010/C10 (all speeds)6
I/O decode circuit	TMS320C15/E15 (all speeds) 6
	TMS320C17/E176
codec interface	microcomputer/microprocessor mode7
companding hardware	microcomputer/coprocessor mode . 7, 21-22
TMS320C17/E17, 19	multiplier6
control register	1
TMS320C17/E1719, 20	package types59
coprocessor interface21-22	pinout/nomenclature
	TMS32010/C10/C15/E15 (all speeds)
data memory6	
description	TMS320C17/E1717
TMS32010/C10/C15/E15	TMS320E15/E15-25/E1755
(all speeds)	power vs. frequency graphs 58
TMS320C17/E173, 17	program memory6
development support products 11-12	program memory expansion6
documentation support	programming EPROM cells 53-57
	programming mode levels 56
electrical specifications	
TMS3201023-27	serial port
TMS320C10/C10-25 28-32	TMS320C17/E17 7, 19
TMS320C10-1428-29, 33-25	shifters
TMS320C15/E15 (all speeds)	subroutines
TMS320C17/E1728-29, 39-42	thermal data
TMS320E15/E15-25/E1753	timer
	timing diagrams
EPROM	TMS32010/C10/C15/E15 (all speeds)
TMS320E15/E15-25/E176, 54	
ROM adaptor socket 54	TMS320E15/E15-25/E17
ROM programming 53-57	TMS320C17/E1743-45, 47-51
framing pulses	
TMS320C17/E17	

