

T-66-21-55



DM54ALS138/DM74ALS138 3 to 8 Line Decoder/Demultiplexer

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The ALS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

This decoder/demultiplexer features fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features

- Designed specifically for high speed:
 - Memory decoders
 - Data transmission systems
- 3- to 8-line decoder incorporates 3 enable inputs to simplify cascading and/or data reception
- Low power dissipation . . . 23 mW typ
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process

Connection Diagram



TL/F/6111-1

Order Number DM54ALS138J, DM74ALS138M, DM74ALS138N or DM74ALS138SJ
See NS Package Number J16A, M16A, M16D or N16A

T-66-21-55

138

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54ALS	-55°C to +125°C
DM74ALS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	75.5°C/W
M Package	104.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS138			DM74ALS138			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I = -18 mA			-1.5	V
V _{OH}	High Level Output Voltage	I _{OH} = -0.4 mA V _{CC} = 4.5V to 5.5V	V _{CC} - 2			V
V _{OL}	Low Level Output Voltage	V _{CC} = 4.5V 54/74ALS I _{OL} = 4 mA		0.25	0.4	V
			74ALS I _{OL} = 8 mA		0.35	0.5
I _I	Input Current @ Max. Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V			0.1	mA
I _{IH}	High Level Input Current	V _{CC} = 5.5V, V _{IH} = 2.7V			20	µA
I _{IL}	Low Level Input Current	V _{CC} = 5.5V, V _{IL} = 0.4V			-0.1	mA
I _O	Output Drive Current	V _{CC} = 5.5V V _O = 2.25V	-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V		5	10	mA

Switching Characteristics

over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From (Input) To (Output)	DM54ALS138		DM74ALS138		Units
				Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	V _{CC} = 4.5V to 5.5V R _L = 500Ω C _L = 50 pF	A, B, C to Y	2	24	6	22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A, B, C to Y	6	19	6	18	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable to Y	2	20	4	17	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable to Y	4	19	5	17	ns

Note 1: See Section 1 for test waveforms and output load.




Function Table

T-66-21-55

Enable Inputs		Select Inputs			Outputs							
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

*G2 = G2A + G2B

Logic Diagram



TL/F/6111-2