



MOTOROLA

Hex Parallel D Register With Enable


ELECTRICALLY TESTED PER:
MIL-M-38510/34108

The 54F378 is a 6-Bit register with a buffered common enable. This device is similar to the 'F174, but features the common Enable rather than common Master Reset.

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\bar{E}) inputs are common to all flip-flops.

When the \bar{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When \bar{E} is HIGH, the register will retain the present data independent of the CP. This circuit is designed to prevent false clocking by transitions on the \bar{E} input.

- 6-Bit High-Speed Parallel Register
- Positive Edge Triggered D Type Inputs
- Fully Buffered Common Clock and Enable Inputs
- Input Clamp Diodes Limit High Speed Termination Effects
- Full TTL and CMOS Compatible



Please note that this logic diagram is provided for the understanding of logic operations and should not be used to estimate propagation delays.

Military 54F378



AVAILABLE AS:

- 1) JAN: JM38510/34108BXA
- 2) SMD: 5962-8855501
- 3) 883: 54F378/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

4

PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
\bar{E}	1	1	2	GND
Q_0	2	2	3	OPEN
D_0	3	3	4	VCC
D_1	4	4	5	VCC
Q_1	5	5	7	OPEN
D_2	6	6	8	VCC
Q_2	7	7	9	OPEN
GND	8	8	10	GND
CP	9	9	12	VCC
Q_3	10	10	13	OPEN
D_3	11	11	14	VCC
Q_4	12	12	15	OPEN
D_4	13	13	17	VCC
D_5	14	14	18	VCC
Q_5	15	15	19	OPEN
VCC	16	16	20	VCC

BURN-IN CONDITIONS:
 $V_{CC} = 5.0\text{ V MIN}/6.0\text{ V MAX}$

TRUTH TABLE

Inputs			Output
\bar{E}	CP	D_n	Q_n
H	—	X	No Change
L	—	H	H
L	—	L	L


H = HIGH Voltage Level

L = LOW Voltage Level


X = Irrelevant

— = Transition from Low to High Level

CONNECTION DIAGRAM




AC TEST CIRCUIT



4

Test Type	S1
tPLH	open
tPHL	open
tPHZ	open
tPZH	open
tPLZ	closed
tPZL	closed


WAVEFORM



NOTES:

1. V_{IN} = Input pulse and has the following characteristics:
 $PRR \leq 1.0 \text{ MHz}$, $t_r = t_f \leq 2.5 \text{ ns}$.
2. Terminal conditions (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.8 \text{ V}$, or open).
3. $C_L = 50 \text{ pF} \pm 10\%$ including scope probe, wiring and stray capacitance, without package in test fixture.
4. $R_1 = R_2 = 499 \Omega \pm 5.0\%$.
5. Voltage measurements are to be made with respect to network ground terminal.


WAVEFORMS



NOTES:

1. Clock input pulse has the following characteristics:
 $V_{gen} = 3.0 \pm 0.2 \text{ V}$, $t_r = t_f \leq 2.5 \text{ ns}$ and $PRR \leq 1.0 \text{ MHz}$.
2. D input has the following characteristics:
 $V_{gen} = 3.0 \pm 0.2 \text{ V}$, $\bar{E} \text{ to } CP = t_{setup} = 3.0 \text{ ns}$ minimum
 $(D_n > CLK)$, $t_{hold} = 1.0 \text{ ns}$ minimum, $D_n \text{ to } CP = t_{hold}$ ($D_n > CLK$).
3. For f_{MAX} testing, see table.

4



NOTES:

1. Clock input pulse has the following characteristics:
 $V_{gen} = 3.0 \pm 0.2 \text{ V}$, $t_r = t_f \leq 2.5 \text{ ns}$ and $PRR \leq 1.0 \text{ MHz}$.
2. Enable characteristics are: $t_{setup} = \bar{E} \text{ to } CP = 6.0 \text{ ns}$ ($\bar{E} > CP$),
 $t_{hold} = D_n \text{ to } CP = 2.0 \text{ ns}$ ($E > CP$).

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Static Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = -1.0 mA, V _{IN} = 2.0 V (all inputs), Ē = 0.8 V, CP = (See Note 1).		
V _{OL}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, Ē = 0.8 V, V _{IN} = 0.8 V, (all inputs), CP = (See Note 1).		
V _{IC}	Input Clamping Voltage		-1.2					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.		
I _{IH}	Logical "1" Input Current		20		20		20	µA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.		
I _{IHH}	Logical "1" Input Current		100		100		100	µA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.		
I _{IL}	Logical "0" Input Current	-0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V _{CC} = 5.5 V, V _{IL} = 0.5 V, other inputs are open.		
I _{OD}	Diode Current	60		60		60		mA	V _{CC} = 4.5 V, V _{IN} = GND (all inputs), Ē = GND, V _{OUT} = 2.5 V, CP = (See Note 1).		
I _{OS}	Output Short Circuit Current	-60	-150	-60	-150	-60	-150	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (all inputs) CP = (See Note 1), Ē = GND, V _{OUT} = GND.		
I _{CC}	Power Supply Current		45		45		45	mA	V _{CC} = 5.5 V, V _{IN} = GND (all inputs), CP = (See Note 1), Ē = GND.		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at) , V _{CC} = 5.5 V, V _{INL} = 0.5 V, V _{INH} = 2.5 V.		

54F378

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Switching Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL1	Propagation Delay /Data-Output Output High-Low	3.0	8.5	2.5	10.5	2.5	10.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 5.0%.		
tPLH1	Propagation Delay /Data-Output Output Low-High	2.5	7.5	2.0	9.5	2.0	9.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 5.0%.		
fMAX	Maximum Clock Frequency	80		60		60		MHz	V _{CC} = 5.0 V, C _L = 50 pF, R ₁ = R ₂ = 499 Ω ± 5.0%.		

NOTES:

1. Apply all voltages, then apply 0 V, 3.0 V, 0 V to clock pulse, then make measurement.
2. Apply all voltages, then apply 3.0 V, 0 V, 3.0 V to clock pulse, then make measurement.
3. Apply all voltages, then apply 0 V, 3.0 V to clock pulse, then make measurement.
4. f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.