

# CMOS µP-Compatible 8-Bit, 8-Channel DAS

AD7581


FEATURES
8-Bit Resolution
On-Chip 8 X 8 Dual-Port Memory
No Missed Codes Over Full Temperature Range
Interfaces Directly to Z80/8085/8800
CMOS, TTL Compatible Digital Inputs
Three-State Data Drivers
Ratiometric Capability
Interleaved DMA Operation
Fast Conversion
A/D Process Totally Transparent to μP
Low Cost

#### **GENERAL DESCRIPTION**

The AD7581 is a microprocessor compatible 8 bit, 8 channel, memory buffered, data-acquisition system on a monolithic CMOS chip. It consists of an 8 bit successive approximation A/D converter, an 8 channel multiplexer, 8 X 8 dual-port RAM, three-state DATA drivers (for interface), address latches and microprocessor compatible control logic. The device interfaces directly to 8080, 8085, Z80, 6800 and other microprocessor systems.

The successive approximation conversion takes place on a continuous, channel sequencing, basis using microprocessor control signals for the clock. Data is automatically transferred to its proper location in the 8 X 8 dual-port RAM at the end of each conversion. When under microprocessor control, a READ DATA operation is allowed at any time for any channel since on-chip logic provides interleaved DMA. The facility to latch the address inputs  $(A_0 - A_2)$  with ALE enables the AD7581 to interface with  $\mu P$  systems which feature either shared or separate address and data buses.

#### FUNCTIONAL BLOCK DIAGRAM



# AD7581—SPECIFICATIONS

DC SPECIFICATIONS ( $V_{DD} = +5V$ ,  $V_{REF} = -10V$ , Unipolar Operation, unless otherwise stated.)

Parameter	Version <sup>1</sup>	Typical at +25°C	Limit Over Temperature	Units	Conditions/Comments
ACCURACY		_			
Resolution	All	8	8	Bits	
Relative Accuracy	JN, AQ	±1 7/8	±1 7/8 max	LSB	
remare recursey	KN, BQ	±3/4	±3/4 max	LSB	
	LN, CQ	±1/2	± 1/2 max	LSB	
Differential Nonlinearity	JN, AQ	±1 7/8	±1 7/8 max	LSB	
Differential (volumeatry)	KN, BQ	±7/8	±7/8 max	LSB	
	LN, CQ	± 3/4	±3/4 max	LSB	:
Offset Error <sup>2</sup>	JN, AQ	200	200 max	mV	Adjustable to zero, See Figure 7a.
Offset Effor	KN, BQ	80	80 max	mV	, ,
	LN, CQ	50	50 max	mV	
0: r	LIV, CQ	J <b>o</b>	JO IIIMA	22.1	
Gain Error	JN, AQ	±3	±6 max	LSB	Adjustable to zero, See Figure 7a.
Worst Channel		-	±4 max	LSB	Gain Error Is Measured After Offs
	KN, BQ	±2	±2 max	LSB	Calibration. Max Full Scale Change
	LN, CQ	±1	±2 max	LSD	for Any Channel from +25°C to
		•			
	***	_	2	TCD	T <sub>min</sub> or T <sub>max</sub> Is ±2LSB.  Adjustable to zero, See Figure 7a.
Gain Match Between Channels	JN, AQ	2	3 max	LSB	Adjustable to zero, see Figure 7a.
	KN, BQ	1 1/2	2 max	LSB	
	LN, CQ	1	l max	LSB	
B <sub>OFS</sub> Gain Error	All	-2 1/2	-	LSB	
ANALOG INPUTS					
Input Resistance					
At V <sub>REF</sub> (Pin 10)	All	10/20/30	10/20/30	kΩ min/typ/max	
At B <sub>OFS</sub> (Pin 1) <sup>3</sup>	All	10/20/30	10/20/30	kΩ min/typ/max	
At Any Analog Input (Pins 2-9)	All	10/20/30	10/20/30	kΩ min/typ/max	
V <sub>REF</sub> (For Specified Performance)	All	-10	-10	v	±5%
V <sub>REF</sub> Range <sup>4</sup>	All	-5 to -15	−5 to −15	v	
Nominal Analog Input Range					
Unipolar Mode	All	0 to +V <sub>REF</sub>	0 to +V <sub>REF</sub>	v	See Figure 7 and 8.
Ompolar Mode		0 to -V <sub>REF</sub>	0 to -V <sub>REF</sub>	l v	_
Bipolar Mode	All		S   V <sub>REF</sub>   - VB <sub>OFS</sub>		See Figure 9
		- OFS	REI OIS	· · · · · · · · · · · · · · · · · · ·	
DIGITAL INPUTS					
$\overline{\text{CS}}$ (Pin 13), ALE (Pin 16) $A_0 - A_2$	ļ				
(Pin 17-19), CLK (Pin 15)	l			v	
V <sub>INH</sub> Logic HIGH Input Voltage	All	+2.2	+2.4 min	v	
VINL Logic LOW Input Voltage	All	+1.2	+0.8 max	1 '	W - 07/ W
I <sub>IN</sub> Input Current	All	0.01	l max	μΑ.	$V_{IN} = 0V, V_{DD}$
C <sub>IN</sub> Input Capacitance <sup>5</sup>	All	4	5 max	pF	
DIGITAL OUTPUTS					
STAT (Pin 12), DB <sub>7</sub> to DB <sub>0</sub> (Pins 20-27)					
VOH Output HIGH Voltage	All	+4.8	+4.5 min	V	$I_{SOURCE} = 40\mu A$
VOL Output LOW Voltage	All	+0.4	+0.6 max	v	$I_{SINK} = 1.6mA$
I <sub>I KG</sub> DB <sub>7</sub> to DB <sub>0</sub> Floating State					
Leakage	Ali	0.3	10 max	μA	
Floating State Output Capacitance					
(DB <sub>7</sub> -DB <sub>0</sub> )	All	5	10 max	pF	$V_{OUT} = 0V \text{ to } V_{DD}$
Output Code	All	Unipolar Binar		1 -	
Output Code	1		Binary Figure 8		
		Offset Binary I			
DOWED DECLIDENTATE	<del> </del>	-	J		<del>                                     </del>
POWER REQUIREMENTS	All	+5	+5	v	1
V <sub>DD</sub>		i	5 max	mA	
I <sub>DD</sub> - Static	All	3 typ	8 max	mA	f <sub>CLK</sub> =1MHz
I <sub>DD</sub> – Dynamic	CAH	3 typ	I O IIIAX	LIMIA	I ACI K - IIIIII

NOTES

Temperature range as follows: JN, KN, LN (0 to +70°C); AQ, BQ, CQ (-25°C to +85°C).

Typical offset temperature coefficient is ±150µV/°C.

R<sub>BOS/RAIN</sub> (0-7) mismatch causes transfer function rotation about positive full scale. The effect is an offset and a gain term when using the circuits of Figure 8a and Figure 9a.

Typical value, not guaranteed or subject to test.

<sup>&</sup>lt;sup>5</sup>Guaranteed but not tested. Typical change in  $B_{OFS}$  gain from +25°C to  $T_{min}$  to  $T_{max}$  is  $\pm 2LSBs$ . Specifications subject to change without notice.

## AC SPECIFICATIONS ( $v_{\text{DD}} = +5\text{V}$ , $v_{\text{REF}} = -10\text{V}$ , Unipolar Operation, unless otherwise stated.)

Symbol	Specification	Typical at +25°C	Limit Over Temperature	Units	Conditions
tH	ALE pulse width	50	80 min	ns	See "Switching Terminology"
tALS	Address valid to latch set-up time	45	70 min	ns	<u> </u>
tALH	Address valid to latch hold time	10	20 min	ns	
tLCS	Address latch to $\overline{\text{CS}}$ set-up time	10	20 min	ns	
tACC	CS to output propagation delay	200	250 max	ns	$C_L = 100pF$
t <sub>CW</sub>	CS pulse width	250	280 min	ns	
t <sub>CF</sub>	CS to output float propagation delay	50	80 max	ns	
t <sub>CLZ</sub>	CS to low impedance bus	100	150 max	ns	
fCLK	Clock frequency for stated accuracy	1600	1200 max <sup>1</sup>	kHz	
	• •		1 Guaranteed co	nversion tim	e of 66.6µs/channel with 1200kHz clock.

#### ABSOLUTE MAXIMUM RATINGS

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Digital Input Voltage to DGND
(Pins 13, 16–19) $-0.3V$ , $V_{DD} + 0.3V$
Digital Output Voltage to DGND
(Pins 12, 20–27) $-0.3V$ , $V_{DD} + 0.3V$
CLK (Pin 15) Input Voltage to DGND0.3V, V <sub>DD</sub> +0.3V
$V_{REF}$ (Pin 10) to AGND
$V_{BOFS}$ (Pin 1) to AGND ± 17V
AIN (0-7)(Pin 9-2) ± 17V
Operating Temperature Range
Commercial (J, K, L Versions) 0 to +70°C
Industrial (A, B, C Versions)25°C to +85°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) + 300°C
Power Dissipation (Any Package)
to +75°C
Derate above +75°C by

#### PIN CONFIGURATION

B <sub>OFs</sub> 1		28 V <sub>DD</sub>
AIN 7 2		27 DB0 (LSB)
AIN 6 3		26 DB1
AIN 5 4		25 OB2
AIN 4 5		24 DB3
AIN 3 6	AD7581	23 DB4
AIN 2 7	TOP VIEW (NOT TO SCALE)	22 DB5
AIN 1 8	(NOT TO SCALE)	21 DB6
AIN 0 9		20 D67 (MSB
VREF 10		18 A2
AGND 11		18 A1
STAT 12		17 A0
ČS 13		16 ALE
DGND 14		15 CLK

#### CAUTION -

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### ORDERING GUIDE

Model	Temperature Range	Differential Nonlinearity (LSB)	Package Option*	
AD7581JN	0 to +70°C	±1 7/8 max	N-28	
AD7581KN	0 to +70°C	±7/8 max	N-28	
AD7581LN	0 to +70°C	±3/4 max	N-28	
AD7581AQ	-25°C to +85°C	±1 7/8 max	Q-28	
AD7581BQ	−25°C to +85°C	±7/8 max	Q-28	
AD7581CQ	−25°C to +85°C	±3/4 max	Q-28	

#### NOTE

\*N = Plastic DIP; Q = Cerdip. For outline information see Package Information section.

ANALOG-TO-DIGITAL CONVERTERS 2-365

### AD7581

#### GENERAL CIRCUIT INFORMATION

#### BASIC CIRCUIT DESCRIPTION

The AD7581 accepts eight analog inputs and sequentially converts each input into an eight-bit binary word using the successive approximation technique. The conversion results are stored in an 8 × 8 bit dual-port RAM. The device runs either directly from the microprocessor clock (in 6800 type systems) or from some suitable signal (e.g. ALE in 8085 type systems). Most applications require only a -10V reference and a +5V supply. Start-up logic is included on the device to establish the correct sequences on power-up. A maximum of 800 clock pulses are required for this period. Figure 1 shows the AD7581 functional diagram.




Figure 1. AD7581 Functional Diagram

Conversion of a single channel requires 80 input clock periods and a complete scan through all channels requires 640 input clock periods. When a channel conversion is complete, the successive approximation register contents are loaded into the proper channel location of the 8 × 8 RAM. At this time a status signal output, STAT (pin 12), gives a short negative going pulse (8 clock periods). This negative going STAT pulse is extended to 72 clock periods when channel 1 conversion is complete. An external pulse-width detector connected to the status pin can be used to derive conversion-related timing signals for microprocessor interrupts (see Channel Identification opposite page). Simultaneous with STAT going low, the MUX address is decremented. Eight clock periods later the next conversion is started.

Automatic interleaved DMA is provided by on-chip logic to ensure that memory updates take place at instants when the microprocessor is not addressing memory. Memory locations are addressed by  $A_0$ ,  $A_1$  and  $A_2$ . This address may be latched by ALE for systems which feature a multiplexed address/data bus or alternatively, for systems which have separate address and data buses, the address latches can be made transparent by tying ALE (pin 16) HIGH.  $\overline{CS}$  (pin 13) activates three-state buffers to place addressed data on the  $DB_0$  –  $DB_7$  data output pins.

#### A/D CIRCUIT DETAILS

In the successive approximation technique, successive bits, starting with the most significant bit (DB7), are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage,  $A_{\rm IN}$  (n), using a comparator. If the DAC output is greater than  $A_{\rm IN}(n)$ , the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than  $A_{\rm IN}(n)$ , the trial data bit stays in the "1" state, and the next smaller data bit stried. Each successive bit is tried, compared to  $A_{\rm IN}(n)$ , and set or reset in this manner until the least significant bit (DB0) decision is made. The successive approximation register now contains a valid digital representation of  $A_{\rm IN}(n)$ .  $A_{\rm IN}(n)$  is assumed to be stable during conversion.

The current weighting D/A converter is a precision multiplying DAC. Figure 2 shows the functional diagram of the DAC as used in the AD7581. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N-channel MOSFET switches operated in single-pole-double-throw.

The currents in each 2R shunt arm are binarily weighted i.e., the current in the MSB arm is  $V_{REF}$  divided by 2R, in the second arm is  $V_{REF}$  divided by 4R, etc. Depending on the D/A logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to  $A_{GND}$  or to the comparator summing point.




Figure 2. D/A Converter as Used in AD7581

## TIMING AND CONTROL OF THE AD7581 CHANNEL SELECTION

Table I shows the truth table for the address inputs. The input address is latched when ALE goes LOW. When ALE is HIGH the address input latch is transparent.

A2	A1	A0	ALE	Channel Data To Be Read
0	0	0	1	Channel 0
0	0	1	1	Channel 1
0	1	0	1	Channel 2
0	1	1	1	Channel 3
1	0	0	1	Channel 4
, 1	0	1	1	Channel 5
1	1	0	1	Channel 6
1	1	1	1	Channel 7

Table I. Channel Selection Truth Table

#### TIMING AND CONTROL

A typical timing diagram is shown in Figure 3. When  $\overline{CS}$  is HIGH, the three-state data drivers are in the high-impedance state. When  $\overline{CS}$  goes LOW the data drivers switch to the low-impedance state (i.e., low impedance to DGND or to  $V_{DD}$ ). Output data is valid after time  $t_{ACC}$ .




Figure 3. Timing Diagram for the AD7581

#### SWITCHING TERMINOLOGY

t<sub>H</sub>: ALE pulse width requirement. t<sub>ALH</sub>:Address Valid to latch hold time. t<sub>ALS</sub>: Address Valid to latch set-up time.

t<sub>LCS</sub>: Address latch to Chip Select set-up time.

t<sub>CW</sub>: Chip Select pulse width requirement. t<sub>ACC</sub>: Chip Select to valid data propagation delay.

t<sub>CE</sub>: Chip Select to valid data propagation delay.

tCLZ: Chip Select to low impedance data bus.

#### CHANNEL IDENTIFICATION

In some real-time applications, it may be necessary to provide an interrupt signal when a particular channel receives updated data. To achieve this, it is necessary to identify which channel is currently under conversion. The STAT output provides an identifying signal by staying low for an additional 64 clock periods over normal (8 clock periods) when channel 0 is active. This is illustrated in Figure 4. Memory update takes place on a rising edge of a clock pulse and is completed in 200ns. This occurs 6 clock periods before STAT goes low.




Figure 4. STAT Output for Channel Identification

One simple circuit using the  $\overline{STAT}$  output is shown in Figure 5. The time constant RC is chosen such that  $X_2$  ignores the normal  $\overline{STAT}$  low pulse width (8 clock periods wide) but respond to the much wider  $\overline{STAT}$  low pulse width (72 clock periods wide) occurring during channel 0 conversion. Typically for a  $1\mu$ s clock period  $C = 0.022\mu$ F,  $R = 1.8k\Omega$ .




Figure 5. Hardware Channel Identification

Another possibility is to use the microprocessor to interrogate the STAT output and hence determine channel identity. A simple routine is shown in Figure 6.




Figure 6. Software Channel Identification

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-367


#### OPERATING THE AD7581

#### UNIPOLAR BINARY OPERATION

Figures 7a and 7b show the analog circuit connections and typical transfer characteristic for unipolar operation (0V to +10V). An AD584 is used for the -10V reference. Calibration is as follows (device clocked i.e., continuous conversions); OFFSET:

Comparator offset is trimmed out via the bipolar offset pin  $B_{OFS}$ . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into  $B_{OFS}$ .

- Since comparator offset will be the same regardless of which channel is active, take A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> LOW and and exercise ALE to latch the address.
- With AIN 0 = 19.5mV (1/2LSB) adjust R11, i.e., the offset voltage on B<sub>OFS</sub>, until DB<sub>7</sub> - DB<sub>1</sub> are LOW and DB<sub>0</sub> (LSB) flickers.



I. Rio, B. H. AND RY CAN BE OMITED IF OFFSET TRIM
IS NOT REQUIRED AND BOSE, CAN BE TISD TO AGNO.


PIL-RS AND RECAN BE OMITTED IF GAIN TRIM IS
MOT REQUIRED.

Figure 7a. AD7581 Unipolar (OV to +10V) Operation (Output Code is Straight Binary)

#### GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

- 1. Apply +9.941V (FS 3/2LSB) to all input channels AIN (0-7).
- Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and latch the Address using ALE.
- Adjust trimmer RN of selected channel until DB<sub>7</sub> DB<sub>1</sub> are HIGH and the LSB (DB<sub>0</sub>) flickers.
- Select next channel requiring gain trim and repeat steps 2 and 3.



NOTE: APPROXIMATE BIT WEIGHTS ARE SHOWN FOR ILLUSTRATION. BIT WEIGHT FOR A -10V REFERENCE IS  $\sim$  39.1mV.

Figure 7b. Transfer Characteristic for Unipolar Circuit of Figure 7a

#### UNIPOLAR (COMPLEMENTARY BINARY) OPERATION

Figures 8a and 8b show the analog circuit connections and typical transfer characteristic for unipolar (complementary binary) operation.

Calibration is as follows (continuous conversions);

#### OFFSET:

Comparator offset is trimmed out via the bipolar offset pin  $B_{OFS}$ . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into  $B_{OFS}$ .

- Since comparator offset will be the same regardless of which channel is active, take A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> LOW and exercise ALE to latch the address.
- 2. With AIN 0 = -9.98V (-FS + 1/2LSB) adjust R11, i.e., the offset voltage on B<sub>OFS</sub>, until DB<sub>7</sub> DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.





Figure 8a. AD7581 (OV to -10V) Operation (Output Code is Complementary Binary)

#### GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

- 1) Apply -58.6mV (3/2LSB) to all input channels AIN (0-7).
- Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and exercise ALE to latch the address.
- Adjust trimmer RN of selected channel until DB<sub>7</sub> DB1 are HIGH and the LSB (DB<sub>0</sub>) flickers.
- 4) Select next channel requiring gain trim and repeat step 2 and 3.



INPUT YOLTAGE, VOLTS (REFERRED TO ANALOG GROUND)

NOTE: APPROXIMATE BIT WEIGHTS ARE SHOWN FOR ILLUSTRATION.
BIT WEIGHT FOR A -10V REFERENCE IS ≈ 39.1mV.

Figure 8b. Transfer Characteristic for Unipolar Circuit of Figure 8a

#### **BIPOLAR (OFFSET BINARY) OPERATION**

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for  $\pm 5V$  bipolar operation. Output coding is offset binary. Comparator offset correction is again applied to the BOFS pin.

Calibration is as follows (continuous conversions);

#### OFFSET:

- 1. Apply -4.980V (-FS/2 + 1/2LSB) to all input channels AIN (0-7).
- Trim R11 of the comparator offset circuit until DB<sub>7</sub>-DB<sub>1</sub> are LOW and the LSB (DB<sub>0</sub>) flickers.

#### GAIN (FULL SCALE)

- 1. Apply +4.941V (+FS/2 -3/2LSB) to all input channels,  $A_{IN}$  (0-7).
- Select required channel n via A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, and latch the address using ALE.
- Adjust trimmer RN of selected channel until DB<sub>7</sub> DB<sub>1</sub> are HIGH and the LSB (DB<sub>0</sub>) flickers.

- Select next channel requiring gain trim and repeat steps
   and 3.
- Apply -19.5mV to each gain-trimmed channel. If the ADC output code does not flicker between 01111111 and 10000000 repeat the calibration procedure.




Figure 9a. AD7581 Bipolar (-5V to +5V) Operation (Output Code is Offset Binary)




Figure 9b. Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

### AD7581

#### **INTERFACING THE AD7581**




Figure 10. AD7581/6800 Interface

#### NOTES:

#### 1. ANALOG AND DIGITAL GROUND

It is recommended that A<sub>GND</sub> and D<sub>GND</sub> be connected locally to prevent the possibility of injecting noise into the AD7581. In systems where the A<sub>GND</sub> – D<sub>GND</sub> intertie is not local, connect back-to-back diodes (1N914 or equivalent) between the AD7581 A<sub>GND</sub> and D<sub>GND</sub> pins.




Figure 11. AD7581/8085 Interface

2. LOGIC DEGLITCHING IN  $\mu$ P APPLICATIONS
Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7581  $\overline{\text{CS}}$  terminal. These glitches can cause unwanted reads. The best way to avoid glitches is to gate the address decoding logic, e.g., with RD (8080),  $\overline{\text{RD}}$  (8085) or VMA (6800).