## MPC5646C

## MPC5646C Microcontroller Data Sheet

- e200z4d dual issue, 32-bit core Power Architecture ${ }^{\circledR}$ compliant CPU
- Up to 120 MHz
- 4 KB, 2/4-Way Set Associative Instruction Cache
- Variable length encoding (VLE)
- Embedded floating-point (FPU) unit
- Supports Nexus3+
- e200z0h single issue, 32-bit core Power Architecture compliant CPU
- Up to 80 MHz
- Variable length encoding (VLE)
- Supports Nexus3+
- Up to 3 MB on-chip flash memory: flash page buffers to improve access time
- Up to 256 KB on-chip SRAM
- 64 KB on-chip data flash memory to support EEPROM emulation
- Up to 16 semaphores across all slave ports
- User selectable MBIST
- Low-power modes supported: STOP, HALT, STANDBY
- 16 region Memory Protection Unit (MPU)
- Dual-core Interrupt Controller (INTC). Interrupt sources can be routed to e200z4d, e200z0h, or both
- Frequency-Modulated Phase-Locked Loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, flash memory, and SRAM from multiple bus masters
- 32 channel eDMA controller with DMAMUX
- Timer supports input/output channels providing 16-bit input capture, output compare, and PWM functions (eMIOS)
- 2 analog-to-digital converters (ADC): one 10-bit and one 12-bit
- Cross Trigger Unit (CTU) to enable synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
- Up to 8 serial peripheral interface (DSPI) modules
- Up to 10 serial communication interface (LINFlex) modules


176-pin LQFP $(24 \times 24 \mathrm{~mm}) \quad 256$ MAPBGA $(17 \times 17 \mathrm{~mm})$ 208-pin LQFP $(28 \times 28 \mathrm{~mm})$

- Up to 6 full CAN (FlexCAN) modules with 64 MBs each
- CAN Sampler to catch ID of CAN message
- 1 inter IC communication interface $\left(\mathrm{I}^{2} \mathrm{C}\right)$ module
- Up to 177 (LQFP) or 199 (BGA) configurable general purpose I/O pins
- System clocks sources
- 4-40 MHz external crystal oscillator
- 16 MHz internal RC oscillator
- FMPLL

Additionally, there are two low power oscillators: 128 kHz internal RC oscillator, 32 kHz external crystal oscillator

- Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillators or external $4-40 \mathrm{MHz}$ crystal
- Supports autonomous wake-up with 1 ms resolution with max timeout of 2 seconds
- Optional support from external 32 kHz crystal oscillator, supporting wake-up with 1 second resolution and max timeout of 1 hour
- 1 System Timer Module (STM) with four 32-bit compare channels
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 Real Time Interrupt (RTI) with 32-bit counter resolution
- 1 Safety Enhanced Software Watchdog Timer (SWT) that supports keyed functionality
- 1 dual-channel FlexRay Controller with 128 message buffers
- 1 Fast Ethernet Controller (FEC)
- On-chip voltage regulator (VREG)
- Cryptographic Services Engine (CSE)
- Offered in the following standard package types:
- 176-pin LQFP, $24 \times 24 \mathrm{~mm}, 0.5 \mathrm{~mm}$ Lead Pitch
- 208-pin LQFP, $28 \times 28 \mathrm{~mm}, 0.5 \mathrm{~mm}$ Lead Pitch
- 256-ball MAPBGA, $17 \times 17 \mathrm{~mm}, 1.0 \mathrm{~mm}$ Lead Pitch

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.
© Freescale Semiconductor, Inc., 2010, 2011. All rights reserved.

## Table of Contents

1 Introduction. ..... 3
1.1 Document Overview ..... 3
1.2 Description .....  3
2 Block diagram ..... 6
3 Package pinouts and signal descriptions ..... 9
3.1 Pad types ..... 12
3.2 System pins ..... 13
3.3 Functional ports ..... 13
4 Electrical Characteristics ..... 39
4.1 Parameter classification ..... 39
4.2 NVUSRO register ..... 39
4.2.1 NVUSRO [PAD3V5V(0)] field description ..... 40
4.2.2 NVUSRO [PAD3V5V(1)] field description ..... 40
4.3 Absolute maximum ratings ..... 40
4.4 Recommended operating conditions ..... 42
4.5 Thermal characteristics ..... 45
4.5.1 Package thermal characteristics ..... 45
4.5.2 Power considerations. ..... 45
4.6 I/O pad electrical characteristics ..... 46
4.6.1 I/O pad types ..... 46
4.6.2 I/O input DC characteristics ..... 46
4.6.3 I/O output DC characteristics ..... 47
4.6.4 Output pin transition times ..... 50
4.6.5 I/O pad current specification ..... 51
4.7 RESET electrical characteristics ..... 53
4.8 Power management electrical characteristics ..... 55
4.8.1 Voltage regulator electrical characteristics ..... 55
4.8.2 VDD_BV options ..... 56
4.8.3 Voltage monitor electrical characteristics. ..... 57
4.9 Low voltage domain power consumption ..... 58
4.10 Flash memory electrical characteristics ..... 60
4.10.1 Program/Erase characteristics. ..... 60
4.10.2 Flash memory power supply DC characteristics62
4.10.3 Flash memory start-up/switch-off timings . . . . . 63
4.11 Electromagnetic compatibility (EMC) characteristics ..... 63
4.11.1 Designing hardened software to avoid noise
problems. ..... 63
4.11.2 Electromagnetic interference (EMI) ..... 64
4.11.3 Absolute maximum ratings (electrical sensitivity)64
4.12 Fast external crystal oscillator ( $4-40 \mathrm{MHz}$ ) electricalcharacteristics65
4.13 Slow external crystal oscillator (32 kHz) electricalcharacteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4.14 FMPLL electrical characteristics ..... 70
4.15 Fast internal RC oscillator ( 16 MHz ) electricalcharacteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
4.16 Slow internal RC oscillator ( 128 kHz ) electricalcharacteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
4.17 ADC electrical characteristics ..... 72
4.17.1 Introduction ..... 72
4.18 Fast Ethernet Controller ..... 82
4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK). ..... 82
4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK). ..... 83
4.18.3 MII Async Inputs Signal Timing (CRS and COL)84
4.18.4 MII Serial Management Channel Timing (MDIO andMDC)84
4.19 On-chip peripherals ..... 86
4.19.1 Current consumption ..... 86
4.19.2 DSPI characteristics ..... 88
4.19.3 Nexus characteristics ..... 96
4.19.4 JTAG characteristics. ..... 98
5 Package characteristics. ..... 100
5.1 Package mechanical data ..... 100
5.1.1 176 LQFP package mechanical drawing ..... 100
5.1.2 208 LQFP package mechanical drawing ..... 103
5.1.3 256 MAPBGA package mechanical drawing ..... 108
6 Ordering information ..... 110
7 Revision history. ..... 111

## 1 Introduction

### 1.1 Document Overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the MPC5646C device. To ensure a complete understanding of the device functionality, refer also to the MPC5646C Reference Manual.

### 1.2 Description

The MPC5646C is a new family of next generation microcontrollers built on the Power Architecture embedded category. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

The MPC5646C family expands the range of the MPC560xB microcontroller family. It provides the scalability needed to implement platform approaches and delivers the performance required by increasingly sophisticated software architectures. The advanced and cost-efficient host processor core of the MPC5646C automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It also capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.
Table 1. MPC5646C family comparison ${ }^{1}$

| Feature | MPC5644B |  | MPC5644C |  |  | MPC5645B |  | MPC5645C |  |  | MPC5646B |  | MPC5646C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Package | $\begin{aligned} & 176 \\ & \text { LQFP } \end{aligned}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{array}{c\|} \hline 176 \\ \text { LQFP } \end{array}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{aligned} & 256 \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 256 \\ \text { BGA } \end{gathered}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{array}{c\|} \hline 208 \\ \text { LQFP } \end{array}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{aligned} & 256 \\ & \text { BGA } \end{aligned}$ |
| CPU | e200z4d |  | e200z4d + e200zOh |  |  | e200z4d |  | e200z4d + e200z0h |  |  | e200z4d |  | e200z4d + e200z0h |  |  |
| Execution speed ${ }^{2}$ | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & (\mathrm{e} 200 \mathrm{z} 4 \mathrm{~d}) \end{aligned}$ |  | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & \text { (e200z4d) } \\ & \text { Up to } 80 \mathrm{MHz} \\ & (\mathrm{e} 200 \mathrm{zOh})^{3} \end{aligned}$ |  |  | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & (\mathrm{e} 200 \mathrm{z} 4 \mathrm{~d}) \end{aligned}$ |  | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & \text { (e200z4d) } \\ & \text { Up to } 80 \mathrm{MHz} \\ & \text { (e200zOh }^{3} \end{aligned}$ |  |  | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & \text { (e200z4d) } \end{aligned}$ |  | $\begin{aligned} & \text { Up to } 120 \mathrm{MHz} \\ & \text { (e200z4d) } \\ & \text { Up to } 80 \mathrm{MHz} \\ & \text { (e200zOh })^{3} \end{aligned}$ |  |  |
| Code flash memory | 1.5 MB |  |  |  |  | 2 MB |  |  |  |  | 3 MB |  |  |  |  |
| Data flash memory | $4 \times 16 \mathrm{~KB}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SRAM | 128 KB |  | 192 KB |  |  | 160 KB |  | 256 KB |  |  | 192 KB |  | 256 KB |  |  |
| MPU | 16-entry |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| eDMA ${ }^{4}$ | 32 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10-bit ADC | 27 ch | 33 ch | 27 ch | 33 ch |  | 27 ch | 33 ch | 27 ch | 33 ch |  | 27 ch | 33 ch | 27 ch | 33 ch |  |
| dedicated ${ }^{5,6}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| shared with $\text { 12-bit ADC }{ }^{7}$ | 19 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 12-bit ADC | 10 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline \text { dedicated }^{8} \\ \hline \text { shared with } \\ \text { 10-bit ADC } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 19 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CTU | 64 ch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Total timer I/O ${ }^{9}$ eMIOS | 64 ch, 16-bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCI (LINFlexD) | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SPI (DSPI) | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CAN (FlexCAN) ${ }^{10}$ | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| FlexRay | Yes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STCU ${ }^{11}$ | Yes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Ethernet | No |  | Yes |  |  | No |  | Yes |  |  | No |  | Yes |  |  |
| $1^{2} \mathrm{C}$ | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 1. MPC5646C family comparison ${ }^{1}$ (continued)

| Feature | MPC5644B |  | MPC5644C |  |  | MPC5645B |  | MPC5645C |  |  | MPC5646B |  | MPC5646C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Package | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} \hline 208 \\ \text { LQFP } \end{gathered}$ | $\begin{aligned} & \hline 256 \\ & \text { BGA } \end{aligned}$ | $\begin{array}{\|c\|} \hline 176 \\ \text { LQFP } \end{array}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{aligned} & \hline 256 \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} \hline 176 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 208 \\ \text { LQFP } \end{gathered}$ | $\begin{aligned} & 256 \\ & \text { BGA } \end{aligned}$ |
| 32 kHz oscillator (SXOSC) | Yes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GPIO ${ }^{12}$ | 147 | 177 | 147 | 177 | 199 | 147 | 177 | 147 | 177 | 199 | 147 | 177 | 147 | 177 | 199 |
| Debug | JTAG |  |  |  | Nexus 3+ | JTAG |  |  |  | Nexus 3+ | JTAG |  |  |  | Nexus 3+ |
| Cryptographic Services Engine (CSE) | Optional |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ Feature set dependent on selected peripheral multiplexing; table shows example.
2 Based on $125^{\circ} \mathrm{C}$ ambient operating temperature and subject to full device characterisation.
3 The e200zOh can run at speeds up to 80 MHz . However, if system frequency is $>80 \mathrm{MHz}$ (e.g., e200z4d running at 120 MHz ) the e200zOh needs to run at $1 / 2$ system frequency. There is a configurable e200z0 system clock divider for this purpose.
4 DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.
5 Not shared with 12-bit ADC, but possibly shared with other alternate functions.
6 There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.
7 16x precision channels (ANP) and $3 x$ standard (ANS).
8 Not shared with 10-bit ADC, but possibly shared with other alternate functions.
9 As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.
${ }^{10}$ CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.
${ }^{11}$ STCU controls MBIST activation and reporting.
${ }^{12}$ Estimated I/O count for proposed packages based on multiplexing with peripherals.

## 2 Block diagram

Figure 1 shows the detailed block diagram of the MPC5646C.


Figure 1. MPC5646C block diagram

Table 2 summarizes the functions of the blocks present on the MPC5646C.
Table 2. MPC5646C series block summary

| Block | Function |
| :---: | :---: |
| Analog-to-digital converter (ADC) | Converts analog voltages to digital values |
| Boot assist module (BAM) | A block of read-only memory containing VLE code which is executed according to the boot mode of the device |
| Clock monitor unit (CMU) | Monitors clock source (internal and external) integrity |
| Cross triggering unit (CTU) | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT |
| Cryptographic Security Engine (CSE) | Supports the encoding and decoding of any kind of data |
| Crossbar (XBAR) switch | Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width |
| DMA Channel Multiplexer (DMAMUX) | Allows to route DMA sources (called slots) to DMA channels |
| Deserial serial peripheral interface (DSPI) | Provides a synchronous serial interface for communication with external devices |
| Error Correction Status Module (ECSM) | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |
| Enhanced Direct Memory Access (eDMA) | Performs complex data transfers with minimal intervention from a host processor via " $n$ " programmable channels. |
| Enhanced modular input output system (eMIOS) | Provides the functionality to generate or measure events |
| Flash memory | Provides non-volatile storage for program code, constants and variables |
| FlexCAN (controller area network) | Supports the standard CAN communications protocol |
| FMPLL (frequency-modulated phase-locked loop) | Generates high-speed system clocks and supports programmable frequency modulation |
| FlexRay (FlexRay communication controller) | Provides high-speed distributed control for advanced automotive applications |
| Fast Ethernet Controller (FEC) | Ethernet Media Access Controller (MAC) designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks |
| Internal multiplexer (IMUX) SIUL subblock | Allows flexible mapping of peripheral interface on the different pins of the device |
| Inter-integrated circuit ( ${ }^{2} \mathrm{C}^{\text {TM }}$ ) bus | A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices |
| Interrupt controller (INTC) | Provides priority-based preemptive scheduling of interrupt requests for both e200zOh and e200z4d cores |
| JTAG controller | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode |

Table 2. MPC5646C series block summary (continued)

| Block | Function |
| :---: | :---: |
| LinFlexD (Local Interconnect Network Flexible with DMA support) | Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load |
| Memory protection unit (MPU) | Provides hardware access control for all memory references generated in a device |
| Clock generation module (MC_CGM) | Provides logic and control required for the generation of system and peripheral clocks |
| Power control unit (MC_PCU) | Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU |
| Reset generation module (MC_RGM) | Centralizes reset sources and manages the device reset sequence of the device |
| Mode entry module (MC_ME) | Provides a mechanism for controlling the device operational mode and modetransition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications |
| Non-Maskable Interrupt (NMI) | Handles external events that must produce an immediate response, such as power down detection |
| Nexus Development Interface (NDI) | Provides real-time development capabilities for e200zOh and e200z4d core processor |
| Periodic interrupt timer/ Real Time Interrupt Timer (PIT_RTI) | Produces periodic interrupts and triggers |
| Real-time counter (RTC/API) | A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode). Supports autonomous periodic interrupt (API) function to generate a periodic wakeup request to exit a low power mode or an interrupt request |
| Static random-access memory (SRAM) | Provides storage for program code, constants, and variables |
| System integration unit lite (SIUL) | Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration |
| System status and configuration module (SSCM) | Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable |
| System timer module (STM) | Provides a set of output compare events to support AutoSAR and operating system tasks |
| Semaphores | Provides the hardware support needed in multi-core systems for sharing resources and provides a simple mechanism to achieve lock/unlock operations via a single write access. |
| Wake Unit (WKPU) | Supports external sources that can generate interrupts or wakeup events, of which can cause non-maskable interrupt requests or wakeup events. |

## 3 Package pinouts and signal descriptions

The available LQFP pinouts and the MAPBGA ballmaps are provided in the following figures. For functional port pin description, see Table 4.


Figure 2. 176-pin LQFP configuration


Figure 3. 208-pin LQFP configuration

|  | 1 | 2 | 3 | 45 |  | 6 | 7 | 89 |  | $10 \quad 11$ |  | 12 | $13 \quad 14$ |  | $15 \quad 16$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | PC[15] | PB[2] | PC[13] | $\mathrm{Pl[1]}$ | PE[7] | PH[8] | PE[2] | PE[4] | PC[4] | $\mathrm{PE}[3]$ | PH[9] | PI[4] | PH[11] | PE[14] | PA[10] | PG[11] |
| B | PH[13] | PC[14] | PC[8] | PC[12] | PI[3] | PE[6] | PH[5] | PE[5] | PC[5] | PC[0] | PC[2] | $\mathrm{PH}[12]$ | PG[10] | PA[11] | PA[9] | PA[8] |
| C | PH[14] | $\underset{{ }_{\text {_A }}}{\text { VDD_HV }}$ | PC[9] | PL[0] | PI[0] | $\mathrm{PH}[7]$ | PH[6] | vss_Lv | $\underset{Z_{A}}{\text { VDD_HV }}$ | PA[5] | PC[3] | PE[15] | PG[14] | PE[12] | PA[7] | PE[13] |
| D | PG[5] | PI[6] | PJ[4] | PB[3] | PK[15] | PI[2] | PH[4] | VDD_LV | PC[1] | PH[10] | PA[6] | PI[5] | PG[15] | PF[14] | PF[15] | PH[2] |
| E | PG[3] | Pl[7] | PH[15] | PG[2] |  |  |  |  |  |  |  |  | PG[0] | PG[1] | PH[0] | $\underset{\text { _A }}{\text { VDD_HV }}$ |
| F | PA[2] | PG[4] | PA[1] | PE[1] |  |  |  |  |  |  |  |  | $\mathrm{PH}[1]$ | $\mathrm{PH}[3]$ | $\mathrm{PG}[12]$ | $\mathrm{PG}[13]$ |
| G | PE[8] | PE[0] | PE[10] | PA[0] |  |  | VSS_HV | VSS_HV | vSS_HV | VSS_HV |  |  | $\underset{B_{B}}{\text { VDD_HV }}$ | PI[13] | PI[12] | PA[3] |
| H | PE[9] | $\underset{\text { _A }}{\text { VDD }}$ | PE[11] | PK[1] |  |  | vSs_LV | vSS_HV | vSs_HV | vss_HV |  |  | $\underset{\text { _A }}{\text { VDD_HV }}$ | VDD_LV | VSS_LV | PI[11] |
| J | VSS_HV | $\underset{\text { RL }}{\text { VRT }}$ | VDD_LV | PG[9] |  |  | vss_Lv | vss_Lv | vss_HV | vss_HV |  |  | PD[15] | P[ [8] | P1[9] | PI[10] |
| K | RESET | VSs_LV | PG[8] | PC[11] |  |  | VSS_LV | vSs_LV | VSS_LV | VDD_LV |  |  | PD[14] | PD[13] | PB[14] | PB[15] |
| L | PC[10] | PG[7] | PB[0] | PK[2] |  |  |  |  |  |  |  |  | PD[12] | PB[12] | PB[13] | $\begin{gathered} \text { VDD_HV } \\ \text { ADC1 } \end{gathered}$ |
| M | PG[6] | PB[1] | PK[4] | PF[9] |  |  |  |  |  |  |  |  | PB[11] | PD[10] | PD[11] | $\begin{gathered} \text { VSS_HV } \\ \text { ADC1 } \end{gathered}$ |
| N | PK[3] | PF[8] | PC[6] | PC[7] | PJ[13] | $\underset{\text { _A }}{\mathrm{VDD}}$ | PB[10] | PF[6] | $\underset{\text { _A }}{\text { VDD_HV }}$ | PJ[1] | PD[2] | $\mathrm{PJ}[5]$ | PB[5] | PB[6] | PJ[6] | PD[9] |
| P | PF[12] | PF[10] | PF[13] | PA[14] | PJ[9] | PA[12] | PF[0] | PF[5] | PF[7] | PJ[3] | $\mathrm{PI}[15]$ | PD[4] | PD[7] | PD[8] | PJ[8] | PJ[7] |
| R | PF[11] | PA[15] | PJ[11] | PJ[15] | PA[13] | PF[2] | PF[3] | PF[4] | VDD_LV | $\mathrm{PJ}[2]$ | $\mathrm{PJ}[0]$ | PD[0] | PD[3] | PD[6] | $\begin{gathered} \text { VDD_HV } \\ \text { ADC0 } \end{gathered}$ | PB[7] |
| T | PJ[12] | PA[4] | PK[0] | PJ[14] | PJ[10] | PF[1] | XTAL | EXTAL | VSS_LV | PB[9] | PB[8] | PI[14] | PD[1] | PD[5] | $\begin{gathered} \text { VSS_HV } \\ \text { _ADC0 } \end{gathered}$ | PB[4] |
| 1 |  | 2 | 3 | 4 | 6 |  | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

Notes:

1) VDD_HV_B supplies the $I O$ voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3].
2) Availability of port pin alternate functions depends on product selection.
A
B

| PC[15] | PB[2] | PC[13] | $\mathrm{Pl}[1]$ | PE[7] | PH[8] | PE[2] | PE[4] | $\mathrm{PC}[4]$ | $\mathrm{PE}[3]$ | PH[9] | PI[4] | PH[11] | PE[14] | PA[10] | PG[11] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PH[13] | PC[14] | PC[8] | PC[12] | $\mathrm{PI}[3]$ | PE[6] | PH[5] | PE[5] | $\mathrm{PC}[5]$ | $\mathrm{PC}[0]$ | PC[2] | PH[12] | PG[10] | PA[11] | PA[9] | PA[8] |
| PH[14] | $\underset{A}{\text { VDD_HV }}$ | $\mathrm{PC}[9]$ | PL[0] | $\mathrm{PI}[0]$ | PH[7] | PH[6] | vSS_LV | $\underset{\mathrm{A}}{\mathrm{VDD} \mathrm{HV}_{-}}$ | PA[5] | $\mathrm{PC}[3]$ | PE[15] | PG[14] | PE[12] | PA[7] | PE[13] |
| PG[5] | $\mathrm{PI}[6]$ | PJ[4] | PB[3] | PK[15] | $\mathrm{PI}[2]$ | PH[4] | VDD_LV | PC[1] | $\mathrm{PH}[10]$ | PA[6] | PI[5] | $\mathrm{PG}[15]$ | PF[14] | PF[15] | PH[2] |
| PG[3] | $\mathrm{PI}[7]$ | PH[15] | PG[2] | VDD_LV | VSS_LV | PK[10] | PK[9] | PM[1] | PM[0] | PL[15] | PL[14] | PG[0] | PG[1] | $\mathrm{PH}[0]$ | $\underset{A}{V D D_{-} H V_{-}}$ |
| PA[2] | PG[4] | PA[1] | PE[1] | PL[2] | PM[6] | PL[1] | PK[11] | PM[5] | PL[13] | PL[12] | PM[2] | PH[1] | PH[3] | $\mathrm{PG}[12]$ | PG[13] |
| PE[8] | PE[0] | PE[10] | PA[0] | PL[3] | vSS_HV | vSS_HV | VSS_HV | VSS_HV | VSS_HV | VSS_HV | PK[12] | $\underset{\mathrm{B}}{\mathrm{VDD} \mathrm{HV}_{-}}$ | PI[13] | PI[12] | PA[3] |
| PE[9] | $\underset{A}{V D D_{-} H V_{-}}$ | PE[11] | PK[1] | PL[4] | vSS_LV | VSS_LV | VSS_HV | VSS_HV | VSS_HV | vSs_HV | PK[13] | $\underset{\mathrm{A}}{\mathrm{VDD} \mathrm{DV}_{-}}$ | VDD_LV | vSs_Lv | PI[11] |
| VSS_HV | $\underset{\mathrm{L}}{\text { VRC_CTR }}$ | VDD_LV | PG[9] | PL[5] | vSS_LV | VSS_LV | vSS_LV | VSS_HV | VSS_HV | vSS_HV | PK[14] | PD[15] | $\mathrm{PI}[8]$ | $\mathrm{PI}[9]$ | PI[10] |
| RESET | vSS_LV | PG[8] | PC[11] | PL[6] | VSS_LV | VSS_LV | VSS_LV | VSS_LV | VDD_LV | VDD_LV | PM[3] | PD[14] | PD[13] | PB[14] | PB[15] |
| PC[10] | PG[7] | PB[0] | PK[2] | PL[7] | vSS_LV | VSS_LV | vSS_LV | VSS_LV | VDD_LV | VDD_LV | PM[4] | PD[12] | $\mathrm{PB}[12]$ | PB[13] | $\underset{\text { ADC1 }}{\substack{\text { VDD_HV }}}$ |
| PG[6] | PB[1] | PK[4] | PF[9] | PK[5] | PK[6] | PK[7] | PK[8] | PL[8] | PL[9] | PL[10] | PL[11] | PB[11] | PD[10] | PD[11] | $\begin{gathered} \text { VSS_HV_- } \\ \text { ADC1 } \end{gathered}$ |
| PK[3] | PF[8] | PC[6] | PC[7] | PJ[13] | $\underset{\mathrm{A}}{\mathrm{VDD} \mathrm{AV}_{-}}$ | PB[10] | PF[6] | $\underset{\mathrm{A}}{\mathrm{VDD} \mathrm{D}_{-}}$ | PJ[1] | PD[2] | PJ[5] | PB[5] | PB[6] | PJ[6] | PD[9] |
| PF[12] | PF[10] | PF[13] | PA[14] | PJ[9] | PA[12] | PF[0] | PF[5] | PF[7] | PJ[3] | PI[15] | PD[4] | PD[7] | PD[8] | PJ[8] | PJ[7] |
| PF[11] | PA[15] | PJ[11] | PJ[15] | PA[13] | PF[2] | PF[3] | PF[4] | VDD_LV | PJ[2] | PJ[0] | PD[0] | $\mathrm{PD}[3]$ | PD[6] | VDD_HV <br> ADCO | PB[7] |
| PJ[12] | PA[4] | PK[0] | PJ[14] | PJ[10] | PF[1] | XTAL | EXTAL | vSS_LV | PB[9] | PB[8] | PI[14] | PD[1] | PD[5] | VSS_HV_ <br> ADC0 | PB[4] |

Notes:

1) VDD_HV_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3].
2)Availability of port pin alternate functions depends on product selection.

Figure 4. 256-pin BGA configuration

### 3.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

$$
\begin{aligned}
& \mathrm{S}=\text { Slow }^{1} \\
& \mathrm{M}=\text { Medium }^{1,2}
\end{aligned}
$$

1. See the I/O pad electrical characteristics in the device data sheet for details.
2. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).
$\mathrm{F}=$ Fast $^{1,2}$
I = Input only with analog feature ${ }^{1}$
A = Analog

### 3.2 System pins

The system pins are listed in Table 3.
Table 3. System pin descriptions

| Port pin | Function | I/O direction | Pad type | RESET config. | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{aligned} & \text { 뭄 } \\ & \text { O } \\ & 0 \\ & \end{aligned}$ | O O O N N |  |
| RESET | Bidirectional reset with Schmitt-Trigger characteristics and noise filter. | I/O | M | Input, weak pull-up only after PHASE2 | 29 | 29 | K1 |
| EXTAL | Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. <br> Analog input for the clock generator when the oscillator is in bypass mode. | I/O | $A^{1}$ | - | 58 | 74 | T8 |
| XTAL | Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used. | I | $A^{1}$ | - | 56 | 72 | T7 |

${ }^{1}$ For analog pads, it is not recommended to enable IBE if APC is enabled to avoid extra current in middle range voltage.

### 3.3 Functional ports

The functional port pins are listed in Table 4.
Table 4. Functional port pin descriptions

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믐 } \\ & \text { OU } \\ & \stackrel{0}{ㅅ} \end{aligned}$ | $\begin{aligned} & \text { 뮨 } \\ & \text { O } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| PA[0] | PCR[0] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[0] <br> EOUC[0] <br> CLKOUT <br> EOUC[13] <br> WKPU[19] <br> CAN1RX | SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU FlexCAN_1 | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 24 | 24 | G4 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 00 \\ & \stackrel{0}{2} \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 0 $\stackrel{1}{0}$ $\mathbf{O}$ $\stackrel{0}{1}$ |  |  |
| PA[1] | PCR[1] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | GPIO[1] <br> EOUC[1] <br> - <br> - <br> WKPU[2] CAN3RX NMI[0] ${ }^{3}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ - \\ \text { WKPU } \\ \text { FlexCAN_3 } \\ \text { WKPU } \end{gathered}$ | I/O <br> I/O <br> - <br> I <br> I | S | Tristate | 19 | 19 | F3 |
| PA[2] | PCR[2] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \hline \text { GPIO[2] } \\ \text { EOUC[2] } \\ - \\ \text { MA[2] } \\ \text { WKPU[3] } \\ \text { NMI[1]3 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\quad \\ \text { ADC_0 } \\ \text { WKPU } \\ \text { WKPU } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline-\mathrm{O} \\ & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | S | Tristate | 17 | 17 | F1 |
| PA[3] | PCR[3] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | GPIO[3] EOUC[3] LIN5TX CS4_1 RX_ER_CLK EIRQ[0] ADC1_S[0] | SIUL eMIOS_0 LINFlexD_5 DSPI_1 FEC SIUL ADC_1 | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ 0 \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 114 | 138 | G16 |
| PA[4] | PCR[4] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[4] } \\ \text { EOUC[4] } \\ - \\ \text { CSO_1 } \\ \text { LIN5RX } \\ \text { WKPU[9] } \end{gathered}$ | SIUL eMIOS_0 $-\quad$ DSPI_1 LINFlexD_5 WKPU | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \hline \text { I/O } \\ \text { I } \\ \text { I } \end{gathered}$ | S | Tristate | 51 | 61 | T2 |
| PA[5] | PCR[5] | AFO <br> AF1 <br> AF2 | GPIO[5] EOUC[5] LIN4TX | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { LINFlexD_4 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { O } \end{gathered}$ | M/S | Tristate | 146 | 170 | C10 |
| PA[6] | PCR[6] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[6] EOUC[6] <br> CS1_1 <br> LIN4RX <br> EIRQ[1] | SIUL eMIOS_0 - DSPI_1 LINFlexD_4 SIUL | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline-\mathrm{O} \\ & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | S | Tristate | 147 | 171 | D11 |
| PA[7] | PCR[7] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | GPIO[7] <br> EOUC[7] <br> LIN3TX <br> - <br> RXD[2] <br> EIRQ[2] <br> ADC1_S[1] | SIUL eMIOS_0 LINFlexD_3 - FEC SIUL ADC_1 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{I} \\ \mathrm{I} \\ \text { I } \end{gathered}$ | M/S | Tristate | 128 | 152 | C15 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \text { ס } \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믕 } \\ & 0 \\ & \stackrel{0}{6} \end{aligned}$ |  |  |
| PA[8] | PCR[8] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | GPIO[8] <br> EOUC[8] <br> EOUC[14] <br> RXD[1] <br> EIRQ[3] <br> ABS[0] <br> LIN3RX | SIUL eMIOS_0 eMIOS_0 <br> FEC <br> SIUL <br> MC_RGM <br> LINFlexD_3 | I/O <br> I/O <br> I/O <br> - <br> 1 <br> 1 <br> 1 | M/S | Input, weak pull-up | 129 | 153 | B16 |
| PA[9] | PCR[9] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[9] } \\ \text { EOUC[9] } \\ - \\ \text { CS2_1 } \\ \text { RXD[0] } \\ \text { FAB } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ - \\ \text { DSPI1 } \\ \text { FEC } \\ \text { MC_RGM } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline-\mathrm{O} \\ & 1 \\ & 1 \end{aligned}$ | M/S | Pulldown | 130 | 154 | B15 |
| PA[10] | PCR[10] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — <br> - | $\begin{gathered} \text { GPIO[10] } \\ \text { EOUC[10] } \\ \text { SDA } \\ \text { LIN2TX } \\ \text { COL } \\ \text { ADC1_S[2] } \\ \text { SIN_1 } \end{gathered}$ | SIUL eMIOS_0 ² $^{2} \mathrm{C}$ LINFlexD_2 FEC ADC_1 DSPI_1 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 131 | 155 | A15 |
| PA[11] | PCR[11] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | GPIO[11] E0UC[11] SCL - RX_ER EIRQ[16] LIN2RX ADC1_S[3] | SIUL eMIOS_0 I²C $^{2}$ - FEC SIUL LINFlexD_2 ADC_1 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \text { I } \\ & \text { I } \\ & \hline \end{aligned}$ | M/S | Tristate | 132 | 156 | B14 |
| PA[12] | PCR[12] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \hline \text { GPIO[12] } \\ - \\ \text { EOUC[28] } \\ \text { CS3_1 } \\ \text { EIRQ[17] } \\ \text { SIN_0 } \end{gathered}$ | SIUL - eMIOS_0 DSPI1 SIUL DSPI_0 | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 53 | 69 | P6 |
| PA[13] | PCR[13] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[13] SOUT_0 EOUC[29] $\qquad$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 52 | 66 | R5 |
| PA[14] | PCR[14] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[14] } \\ \text { SCK_0 } \\ \text { CSO_0 } \\ \text { EOUC[0] } \\ \text { EIRQ[4] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I } \end{gathered}$ | M/S | Tristate | 50 | 58 | P4 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \text { D } \\ & \text { ర } \\ & \text { ס } \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믈 } \\ & 0 \\ & 0 \\ & \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { OU } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| PA[15] | PCR[15] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[15] } \\ \text { CSO_0 } \\ \text { SCK_0 } \\ \text { EOUC[1] } \\ \text { WKPU[10] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I } \end{gathered}$ | M/S | Tristate | 48 | 56 | R2 |
| PB[0] | PCR[16] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | GPIO[16] CANOTX EOUC[30] LINOTX | SIUL FlexCAN_0 eMIOS_0 LINFlexD_0 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 39 | 39 | L3 |
| PB[1] | PCR[17] | AFO <br> AF1 <br> AF2 <br> - <br> — | GPIO[17] <br> - <br> EOUC[31] LINORX WKPU[4] CANORX | SIUL $-\overline{-}$ eMIOS_0 LINFlexD_0 WKPU FlexCAN_0 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 40 | 40 | M2 |
| PB[2] | PCR[18] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[18] } \\ \text { LINOTX } \\ \text { SDA } \\ \text { EOUC[30] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { LINFlexD_0 } \\ I^{2} \mathrm{C} \\ \text { eMIOS_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ 0 \\ \text { I/O } \\ \text { I/O } \end{gathered}$ | M/S | Tristate | 176 | 208 | A2 |
| PB[3] | PCR[19] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[19] } \\ \text { EOUC[31] } \\ \text { SCL } \\ - \\ \text { WKPU[11] } \\ \text { LINORX } \end{gathered}$ | SIUL eMIOS_0 I$^{2} \mathrm{C}$ - WKPU LINFlexD_0 | $\begin{aligned} & \hline \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline 1 \\ & \text { I } \end{aligned}$ | S | Tristate | 1 | 1 | D4 |
| PB[4] | PCR[20] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[20] - - ADC0_P[0] ADC1_P[0] | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \mathrm{I} \\ \text { I } \end{gathered}$ | I | Tristate | 88 | 104 | T16 |
| PB[5] | PCR[21] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[21] - - ADC0_P ADC1_P[1] | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \text { I } \\ \hline \end{gathered}$ | I | Tristate | 91 | 107 | N13 |
| PB[6] | PCR[22] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[22] - - ADC0_P[2] ADC1_P[2] | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ ADC_1 | $\begin{gathered} \hline \text { I } \\ \hline- \\ \hline 1 \\ \text { I } \end{gathered}$ | 1 | Tristate | 92 | 108 | N14 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & 2 \\ & 2 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믕 } \\ & \text { O} \\ & \stackrel{\circ}{\hat{1}} \end{aligned}$ |  |  |
| PB[7] | PCR[23] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[23] - - ADC0_P[3] ADC1_P[3] | SIUL <br> — <br> - <br> ADC_0 <br> ADC_1 | $\begin{gathered} \hline \text { I } \\ \hline- \\ \hline \text { I } \end{gathered}$ | I | Tristate | 93 | 109 | R16 |
| PB[8] | PCR[24] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | GPI[24] - - ADCO_S[0] ADC1_S[4] WKPU[25] OSC32k_XTAL | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \\ \text { WKPU } \\ \text { SXOSC } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline \text { I } \\ 1 \\ 1 \\ 1 \end{gathered}$ | 1 | - | 61 | 77 | T11 |
| $\mathrm{PB}[9]^{5}$ | PCR[25] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | GPI[25] - - ADC0_S[1] ADC1_S[5] WKPU[26] OSC32k_EXTAL ${ }^{4}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \\ \text { WKPU } \\ \text { SXOSC } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline 1 \\ 1 \\ 1 \\ 1 \end{gathered}$ | 1 | - | 60 | 76 | T10 |
| PB[10] | PCR[26] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \hline \text { GPIO[26] } \\ \text { SOUT_1 } \\ \text { CAN3TX } \\ -\quad-\quad \\ \text { ADC0_S[2] } \\ \text { ADC1_S[6] } \\ \text { WKPU[8] } \end{gathered}$ | SIUL DSPI_1 FlexCAN_3 - ADC_0 ADC_1 WKPU | $\begin{gathered} 1 / \mathrm{O} \\ 0 \\ \hline- \\ \hline 1 \\ 1 \\ 1 \end{gathered}$ | S | Tristate | 62 | 78 | N7 |
| PB[11] | PCR[27] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[27] } \\ \text { EOUC[3] } \\ \text { CSO_0 } \\ \text { ADCO_S[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{1} \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & 1 / O \\ & \hline 1 / O \\ & 1 \end{aligned}$ | S | Tristate | 97 | 117 | M13 |
| PB[12] | PCR[28] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[28] } \\ \text { E0UC[4] } \\ - \\ \text { CS1_0 } \\ \text { ADC0_X[0] } \end{gathered}$ | SIUL eMIOS_0 - DSPI_0 ADC_0 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline-\bar{O} \\ & \text { in } \end{aligned}$ | S | Tristate | 101 | 123 | L14 |
| PB[13] | PCR[29] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[29] } \\ \text { E0UC[5] } \\ - \\ \text { CS2_0 } \\ \text { ADC0_X[1] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ - \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \hline-\mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 103 | 125 | L15 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & 0 \\ & \text { D } \\ & \text { ర } \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { OU } \\ & \text { م } \\ & \text { N } \end{aligned}$ |  |
| PB[14] | PCR[30] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[30] } \\ \text { E0UC[6] } \\ - \\ \text { CS3_0 } \\ \text { ADC0_X[2] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ - \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline \mathrm{O} \\ & 1 \end{aligned}$ | S | Tristate | 105 | 127 | K15 |
| PB[15] | PCR[31] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[31] } \\ \text { EOUC[7] } \\ \text { - } \\ \text { CS4_0 } \\ \text { ADC0_X[3] } \end{gathered}$ | SIUL eMIOS_0 $-\quad$ DSPI_0 ADC_0 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | S | Tristate | 107 | 129 | K16 |
| PC[0] ${ }^{6}$ | PCR[32] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[32] } \\ - \\ \text { TDI } \\ - \end{gathered}$ | SIUL JTAGC - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{I}}$ | M/S | Input, weak pull-up | 154 | 178 | B10 |
| $\mathrm{PC}[1]^{6}$ | PCR[33] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[33] } \\ - \\ \text { TDO } \end{gathered}$ | SIUL <br> JTAGC <br> - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{O}}$ | F/M | Tristate | 149 | 173 | D9 |
| $\mathrm{PC}[2]$ | PCR[34] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[34] } \\ \text { SCK_1 } \\ \text { CAN4TX } \\ - \\ \text { EIRQ[5] } \end{gathered}$ | SIUL DSPI_1 FlexCAN_4 $-\quad$ SIUL | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 145 | 169 | B11 |
| $\mathrm{PC}[3]$ | PCR[35] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | $\begin{gathered} \hline \text { GPIO[35] } \\ \text { CSO_1 } \\ \text { MA[0] } \\ \text { CAN1RX } \\ \text { CAN4RX } \\ \text { EIRQ[6] } \end{gathered}$ | SIUL DSPI_1 ADC_0 -- FlexCAN_1 FlexCAN_4 SIUL | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ \text { I } \\ \text { I } \\ \text { I } \end{gathered}$ | S | Tristate | 144 | 168 | C11 |
| PC[4] | PCR[36] | $\begin{gathered} \text { AF0 } \\ \text { AF1 } \\ \text { AF2 } \\ \text { AF3 } \\ \text { ALT4 } \\ - \\ - \end{gathered}$ | GPIO[36] E1UC[31] - FR_B_TX_EN SIN_1 CAN3RX EIRQ[18] | SIUL eMIOS_1 - Flexray DSPI_1 FlexCAN_3 SIUL | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & 0 \\ & \text { I } \\ & \text { I } \\ & \text { I } \end{aligned}$ | M/S | Tristate | 159 | 183 | A9 |
| PC[5] | PCR[37] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> - | $\begin{gathered} \text { GPIO[37] } \\ \text { SOUT_1 } \\ \text { CAN3TX } \\ \text { - } \\ \text { FR_A_TX } \\ \text { EIRQ[7] } \end{gathered}$ | SIUL DSPI_1 FlexCAN_3 - Flexray SIUL | $\begin{gathered} \hline 1 / 0 \\ 0 \\ 0 \\ \hline 0 \\ 1 \end{gathered}$ | M/S | Tristate | 158 | 182 | B9 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{\pi} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{0}{4} \\ & 0 \\ & \underset{\sim}{3} \\ & \stackrel{0}{6} \end{aligned}$ | $\begin{aligned} & \text { iu } \\ & \text { O } \\ & \text { N } \end{aligned}$ | $\text { } \forall \text { VgdVW 9Gz }$ |
| PC[6] | PCR[38] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[38] <br> LIN1TX <br> E1UC[28] <br> - | $\begin{gathered} \text { SIUL } \\ \text { LINFlexD_1 } \\ \text { eMIOS_1 } \\ - \end{gathered}$ | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ - \end{gathered}$ | S | Tristate | 44 | 52 | N3 |
| PC[7] | PCR[39] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[39] } \\ - \\ \text { E1UC[29] } \\ - \\ \text { LIN1RX } \\ \text { WKPU[12] } \end{gathered}$ | SIUL $-\quad-1$ eMIOS_1 LINFlexD_1 WKPU | $\begin{gathered} \frac{1 / O}{\overline{1 / O}} \\ \frac{1}{1} \\ i \end{gathered}$ | S | Tristate | 45 | 53 | N4 |
| PC[8] | PCR[40] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[40] } \\ \text { LIN2TX } \\ \text { EOUC[3] } \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { LINFlexD_2 } \\ \text { eMIOS_0 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { O } \\ \text { I/O } \\ - \end{gathered}$ | S | Tristate | 175 | 207 | B3 |
| PC[9] | PCR[41] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[41] } \\ - \\ \text { E0UC[7] } \\ - \\ \text { LIN2RX } \\ \text { WKPU[13] } \end{gathered}$ | SIUL $-\overline{-}$ eMIOS_0 LINFlexD_2 WKPU | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \hline- \\ \mathrm{I} \end{gathered}$ | S | Tristate | 2 | 2 | C3 |
| PC[10] | PCR[42] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[42] } \\ \text { CAN1TX } \\ \text { CAN4TX } \\ \text { MA[1] } \end{gathered}$ | SIUL FlexCAN_1 FlexCAN_4 ADC_0 | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ 0 \end{gathered}$ | M/S | Tristate | 36 | 36 | L1 |
| PC[11] | PCR[43] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \text { GPIO[43] } \\ - \\ \text { MA[2] } \\ \text { CAN1RX } \\ \text { CAN4RX } \\ \text { WKPU[5] } \end{gathered}$ | SIUL - ADC_0 FlexCAN_1 FlexCAN_4 WKPU | $\begin{gathered} 1 / \mathrm{O} \\ \hline- \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 35 | 35 | K4 |
| PC[12] | PCR[44] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> — | GPIO[44] EOUC[12] - - FR_DBG[0] SIN_2 EIRQ[19] | SIUL eMIOS_0 - - Flexray DSPI_2 SIUL | $\begin{aligned} & \hline \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & - \\ & \hline \mathrm{O} \\ & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | M/S | Tristate | 173 | 205 | B4 |
| PC[13] | PCR[45] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 | $\begin{gathered} \hline \text { GPIO[45] } \\ \text { EOUC[13] } \\ \text { SOUT_2 } \\ - \\ \text { FR_DBG[1] } \end{gathered}$ | SIUL eMIOS_0 DSPI_2 - Flexray | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{O} \end{gathered}$ | M/S | Tristate | 174 | 206 | A3 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & \stackrel{\otimes}{2} \\ & \underset{\sim}{\mathbf{0}} \\ & \hline \mathbf{0} \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 0 $\stackrel{0}{1}$ $\mathbf{O}$ $\stackrel{1}{1}$ | $\begin{aligned} & \text { 민 } \\ & \text { O] } \\ & \text { N } \end{aligned}$ |  |
| PC[14] | PCR[46] | AFO AF1 AF2 AF3 ALT4 $\qquad$ | $\begin{gathered} \hline \text { GPIO[46] } \\ \text { EOUC[14] } \\ \text { SCK_2 } \\ -\quad- \\ \text { FR_DBG[2] } \\ \text { EIRQ[8] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ - \\ \text { Flexray } \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \hline 1 / O \\ & 1 / O \\ & 1 / O \\ & \hline-\bar{O} \\ & 1 \end{aligned}$ | M/S | Tristate | 3 | 3 | B2 |
| PC[15] | PCR[47] | $\begin{aligned} & \hline \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \\ & \text { ALT4 } \end{aligned}$ | $\begin{gathered} \hline \text { GPIO[47] } \\ \text { EOUC[15] } \\ \text { CSO_2 } \\ - \\ \text { FR_DBG[3] } \\ \text { EIRQ[20] } \end{gathered}$ | SIUL eMIOS_0 DSPI_2 - Flexray SIUL | $\begin{aligned} & \hline 1 / O \\ & 1 / O \\ & 1 / O \\ & \hline-\bar{O} \\ & 1 \end{aligned}$ | M/S | Tristate | 4 | 4 | A1 |
| PD[0] | PCR[48] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \hline \text { GPI[48] } \\ - \\ - \\ \text { ADC0_P[4] } \\ \text { ADC1_P[4] } \\ \text { WKPU[27] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \hline- \\ \hline- \\ 1 \\ 1 \end{gathered}$ | 1 | Tristate | 77 | 93 | R12 |
| PD[1] | PCR[49] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | GPI[49] - - ADCO_P[5] ADC1_P[5] WKPU[28] | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} 1 \\ - \\ \hline- \\ 1 \\ 1 \\ 1 \end{gathered}$ | 1 | Tristate | 78 | 94 | T13 |
| PD[2] | PCR[50] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPI[50] } \\ - \\ - \\ \text { ADC0_P[6] } \\ \text { ADC1_P[6] } \end{gathered}$ | SIUL <br> — $\qquad$ <br> ADC_0 <br> ADC_1 | $\begin{aligned} & \text { I } \\ & \hline- \\ & \hline \text { I } \\ & \text { i } \end{aligned}$ | 1 | Tristate | 79 | 95 | N11 |
| PD[3] | PCR[51] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPI[51] } \\ - \\ - \\ \text { ADC0_P[7] } \\ \text { ADC1_P[7] } \end{gathered}$ | SIUL <br> — $\qquad$ <br> ADC_0 <br> ADC_1 | $\begin{aligned} & \text { I } \\ & \hline- \\ & \hline \text { I } \\ & \text { i } \end{aligned}$ | 1 | Tristate | 80 | 96 | R13 |
| PD[4] | PCR[52] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPI[52] } \\ - \\ - \\ \text { ADC0_P[8] } \\ \text { ADC1_P[8] } \end{gathered}$ |  | $\begin{aligned} & \text { I } \\ & \hline- \\ & \hline \text { I } \end{aligned}$ | 1 | Tristate | 81 | 97 | P12 |

MPC5646C Microcontroller Data Sheet, Rev. 3

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & 0 \\ & 0 \\ & \stackrel{0}{\sim} \end{aligned}$ |  |  |
| PD[5] | PCR[53] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPI[53] } \\ - \\ - \\ \text { ADC0_P[9] } \\ \text { ADC1_P[9] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ - \\ \hline- \\ \text { I } \end{gathered}$ | 1 | Tristate | 82 | 98 | T14 |
| PD[6] | PCR[54] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[54] - - ADCO_P[10] ADC1_P[10] | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ - \\ \hline- \\ \text { I } \end{gathered}$ | 1 | Tristate | 83 | 99 | R14 |
| PD[7] | PCR[55] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[55] - - ADC0_P[11] ADC1_P[11] | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline 1 \\ \text { I } \end{gathered}$ | 1 | Tristate | 84 | 100 | P13 |
| PD[8] | PCR[56] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[56] - - ADC0_P[12] ADC1_P[12] | SIUL - - ADC_0 ADC_1 | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 87 | 103 | P14 |
| PD[9] | PCR[57] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPI[57] - - ADC0_P[13] ADC1_P[13] | $\begin{gathered} \text { SIUL } \\ - \\ - \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 94 | 114 | N16 |
| PD[10] | PCR[58] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPI[58] - - ADCO_P[14] ADC1_P[14] | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & 1 \\ & - \\ & \hline- \\ & \text { I } \end{aligned}$ | 1 | Tristate | 95 | 115 | M14 |
| PD[11] | PCR[59] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPI[59] - - ADC0_P[15] ADC1_P[15] | $\begin{gathered} \hline \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ - \\ \hline- \\ \text { I } \end{gathered}$ | 1 | Tristate | 96 | 116 | M15 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 00 \\ & \frac{2}{2} \\ & \frac{0}{0} \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \text { ㅇ } \end{aligned}$ | $\begin{aligned} & \text { n } \\ & \text { O} \\ & \text { - } \\ & \text { N } \end{aligned}$ |  |
| PD[12] | PCR[60] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[60] } \\ \text { CS5_0 } \\ \text { EOUC[24] } \\ -\quad-14] \\ \text { ADC0_S[4] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { O } \\ \text { I/O } \\ \hline- \\ \hline \end{gathered}$ | S | Tristate | 100 | 120 | L13 |
| PD[13] | PCR[61] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[61] } \\ \text { CSO_1 } \\ \text { EOUC[25] } \\ -\quad \\ \text { ADC0_S[5] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & -\mathrm{I} \end{aligned}$ | S | Tristate | 102 | 124 | K14 |
| PD[14] | PCR[62] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> - | $\begin{gathered} \text { GPIO[62] } \\ \text { CS1_1 } \\ \text { EOUC[26] } \\ - \\ \text { FR_DBG[0] } \\ \text { ADC0_S[6] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ - \\ \text { Flexray } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 1 / 0 \\ \hline- \\ \hline \mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 104 | 126 | K13 |
| PD[15] | PCR[63] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> - | $\begin{gathered} \hline \text { GPIO[63] } \\ \text { CS2_1 } \\ \text { EOUC[27] } \\ - \\ \text { FR_DBG[1] } \\ \text { ADC0_S[7] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ - \\ \text { Flexray } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 1 / 0 \\ \hline- \\ \hline 0 \\ 1 \end{gathered}$ | S | Tristate | 106 | 128 | J13 |
| PE[0] | PCR[64] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[64] EOUC[16] $\qquad$ - <br> CAN5RX WKPU[6] | SIUL eMIOS_0 - FlexCAN_5 WKPU | I/O <br> I/O <br> - <br> - <br> I | S | Tristate | 18 | 18 | G2 |
| PE[1] | PCR[65] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[65] EOUC[17] CAN5TX <br> $-$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { FlexCAN_5 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ - \end{gathered}$ | M/S | Tristate | 20 | 20 | F4 |
| PE[2] | PCR[66] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> — | GPIO[66] EOUC[18] - FR_A_TX_EN SIN_1 EIRQ[21] | SIUL eMIOS_0 $\qquad$ _ <br> Flexray DSPI_1 SIUL | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \mathrm{O} \\ & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | M/S | Tristate | 156 | 180 | A7 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{0}{4} \\ & 0 \\ & \underset{\sim}{3} \\ & \stackrel{0}{6} \end{aligned}$ |  |  |
| PE[3] | PCR[67] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[67] <br> EOUC[19] <br> SOUT_1 <br> FR_A_RX <br> WKPU[29] | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ - \\ \text { Flexray } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ \hline 1 \\ 1 \end{gathered}$ | M/S | Tristate | 157 | 181 | A10 |
| PE[4] | PCR[68] | $\begin{gathered} \text { AF0 } \\ \text { AF1 } \\ \text { AF2 } \\ \text { AF3 } \\ \text { ALT4 } \\ - \end{gathered}$ | $\begin{gathered} \hline \text { GPIO[68] } \\ \text { EOUC[20] } \\ \text { SCK_1 } \\ \text { - }-\quad . \quad \text { FR_BX } \\ \text { EIRQ[9] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ - \\ \text { Flexray } \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline-\bar{O} \\ & \hline \end{aligned}$ | M/S | Tristate | 160 | 184 | A8 |
| PE[5] | PCR[69] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[69] <br> EOUC[21] CSO_1 MA[2] FR_B_RX WKPU[30] | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \text { ADC_0 } \\ \text { Flexray } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { O } \\ \text { I } \end{gathered}$ | M/S | Tristate | 161 | 185 | B8 |
| PE[6] | PCR[70] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[70] } \\ \text { EOUC[22] } \\ \text { CS3_0 } \\ \text { MA[1] } \\ \text { EIRQ[22] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_0 } \\ \text { ADC_0 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ 0 \\ \text { I } \end{gathered}$ | M/S | Tristate | 167 | 191 | B6 |
| PE[7] | PCR[71] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[71] } \\ \text { EOUC[23] } \\ \text { CS2_0 } \\ \text { MA[0] } \\ \text { EIRQ[23] } \end{gathered}$ | SIUL eMIOS_0 DSPI_0 ADC_0 SIUL | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { O } \\ 0 \\ \text { I } \end{gathered}$ | M/S | Tristate | 168 | 192 | A5 |
| PE[8] | PCR[72] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[72] <br> CAN2TX <br> EOUC[22] <br> CAN3TX |  | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M/S | Tristate | 21 | 21 | G1 |
| PE[9] | PCR[73] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | $\begin{aligned} & \text { GPIO[73] } \\ & \text { EOUC[23] } \\ & -\overline{-} \\ & \text { WKPU[7] } \\ & \text { CAN2RX } \\ & \text { CAN3RX } \end{aligned}$ | SIUL - eMIOS_0 WKPU FlexCAN_2 FlexCAN_3 | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \hline \mathrm{I} / \mathrm{O} \\ \hline \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 22 | 22 | H1 |
| PE[10] | PCR[74] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[74] } \\ \text { LIN3TX } \\ \text { CS3_1 } \\ \text { E1UC[30] } \\ \text { EIRQ[10] } \end{gathered}$ |  | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 23 | 23 | G3 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믕 } \\ & \text { O} \\ & \stackrel{\circ}{\hat{1}} \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \text { - } \\ & \text { N } \end{aligned}$ |  |
| PE[11] | PCR[75] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[75] <br> EOUC[24] <br> CS4_1 $\qquad$ <br> LIN3RX WKPU[14] | SIUL eMIOS_0 DSPI_1 - LINFlexD_3 WKPU | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ \hline 1 \\ 1 \end{gathered}$ | S | Tristate | 25 | 25 | H3 |
| PE[12] | PCR[76] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — <br> - <br> - | GPIO[76] - E1UC[19] - CRS SIN_2 EIRQ[11] ADC1_S[7] | SIUL - eMIOS_1 - FEC DSPI_2 SIUL ADC_1 | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \hline- \\ \mathrm{I} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 133 | 157 | C14 |
| PE[13] | PCR[77] | AFO <br> AF1 <br> AF2 <br> AF3 <br> $-$ | $\begin{gathered} \text { GPIO[77] } \\ \text { SOUT_2 } \\ \text { E1UC[20] } \\ \text { }- \\ \text { RXD[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_2 } \\ \text { eMIOS_1 } \\ -\quad \\ \text { FEC } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \hline- \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | 127 | 151 | C16 |
| PE[14] | PCR[78] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[78] } \\ \text { SCK_2 } \\ \text { E1UC[21] } \\ - \\ \text { EIRQ[12] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_2 } \\ \text { eMIOS_1 } \\ -\quad \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | M/S | Tristate | 136 | 160 | A14 |
| PE[15] | PCR[79] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[79] } \\ \text { CSO_2 } \\ \text { E1UC[22] } \\ \text { SCK_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_2 } \\ \text { eMIOS_1 } \\ \text { DSPI_6 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | M/S | Tristate | 137 | 161 | C12 |
| PF[0] | PCR[80] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[80] } \\ \text { E0UC[10] } \\ \text { CS3_1 } \\ -\quad \\ \text { ADC0_S[8] } \end{gathered}$ | SIUL eMIOS_0 DSPI_1 ADC_0 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 63 | 79 | P7 |
| PF[1] | PCR[81] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[81] } \\ \text { EOUC[11] } \\ \text { CS4_1 } \\ \text { - } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 64 | 80 | T6 |
| PF[2] | PCR[82] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[82] } \\ \text { EOUC[12] } \\ \text { CSO_2 } \\ \text { - } \\ \text { ADCO_S[10] } \end{gathered}$ | SIUL eMIOS_0 DSPI_2 ADC_0 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | S | Tristate | 65 | 81 | R6 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믕 } \\ & \text { O} \\ & \stackrel{0}{6} \end{aligned}$ | $\begin{aligned} & \text { ロ! } \\ & \text { Ó } \\ & \text { - } \\ & \text { N } \end{aligned}$ |  |
| PF[3] | PCR[83] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[83] } \\ \text { EOUC[13] } \\ \text { CS1_2 } \\ -- \\ \text { ADC0_S[11] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 1 / 0 \\ 0 \\ \hline 1 \end{gathered}$ | S | Tristate | 66 | 82 | R7 |
| PF[4] | PCR[84] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[84] } \\ \text { EOUC[14] } \\ \text { CS2_2 } \\ - \\ \text { ADCO_S[12] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { O } \\ \hline- \end{gathered}$ | S | Tristate | 67 | 83 | R8 |
| PF[5] | PCR[85] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[85] } \\ \text { EOUC[22] } \\ \text { CS3_2 } \\ \text { ADCO_S[13] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ -\quad \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 68 | 84 | P8 |
| PF[6] | PCR[86] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[86] } \\ \text { EOUC[23] } \\ \text { CS1_1 } \\ \text { - } \\ \text { ADC0_S[14] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 69 | 85 | N8 |
| PF[7] | PCR[87] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[87] } \\ - \\ \text { CS2_1 } \\ - \\ \text { ADC0_S[15] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \text { DSPI_1 } \\ \overline{\text { ADC_0 }} \end{gathered}$ | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{O}}$ | S | Tristate | 70 | 86 | P9 |
| PF[8] | PCR[88] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[88] } \\ \text { CAN3TX } \\ \text { CS4_0 } \\ \text { CAN2TX } \end{gathered}$ | SIUL FlexCAN_3 DSPI_0 FlexCAN_2 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M/S | Tristate | 42 | 50 | N2 |
| PF[9] | PCR[89] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | GPIO[89] <br> E1UC[1] CS5_0 $\qquad$ <br> CAN2RX CAN3RX WKPU[22] | SIUL eMIOS_1 DSPI_0 - FlexCAN_2 FlexCAN_3 WKPU | $\begin{gathered} \hline \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 41 | 49 | M4 |
| PF[10] | PCR[90] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \hline \text { GPIO[90] } \\ \text { CS1_0 } \\ \text { LIN4TX } \\ \text { E1UC[2] } \end{gathered}$ | SIUL DSPI_0 LINFlexD_4 eMIOS_1 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 46 | 54 | P2 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \stackrel{0}{\stackrel{1}{~}} \end{aligned}$ |  |  |
| PF[11] | PCR[91] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[91] } \\ \text { CS2_0 } \\ \text { E1UC[3] } \\ - \\ \text { LIN4RX } \\ \text { WKPU[15] } \end{gathered}$ | SIUL DSPI_0 eMIOS_1 - LINFlexD_4 WKPU | $\begin{gathered} \text { I/O } \\ 0 \\ \text { I/O } \\ \hline- \\ \text { I } \end{gathered}$ | S | Tristate | 47 | 55 | R1 |
| PF[12] | PCR[92] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[92] <br> E1UC[25] LIN5TX <br> - | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_1 } \\ \text { LINFlexD_5 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ \hline \end{gathered}$ | M/S | Tristate | 43 | 51 | P1 |
| PF[13] | PCR[93] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[93] <br> E1UC[26] $\qquad$ $\qquad$ <br> LIN5RX WKPU[16] | SIUL eMIOS_1 - - LINFlexD_5 WKPU | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \mathrm{I} \\ & \text { I } \end{aligned}$ | S | Tristate | 49 | 57 | P3 |
| PF[14] | PCR[94] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 | GPIO[94] CAN4TX E1UC[27] CAN1TX MDIO |  | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 126 | 150 | D14 |
| PF[15] | PCR[95] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — <br> - | GPIO[95] E1UC[4] $\qquad$ RX_DV CAN1RX CAN4RX EIRQ[13] | SIUL eMIOS_1 - FEC FlexCAN_1 FlexCAN_4 SIUL | I/O <br> I/O <br> - <br> - <br> 1 <br> 1 <br> I | M/S | Tristate | 125 | 149 | D15 |
| PG[0] | PCR[96] | $\begin{aligned} & \hline \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \\ & \text { ALT4 } \end{aligned}$ | $\begin{gathered} \hline \text { GPIO[96] } \\ \text { CAN5TX } \\ \text { E1UC[23] } \\ - \\ \text { MDC } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { FlexCAN_5 } \\ \text { eMIOS_1 } \\ - \\ \text { FEC } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 1 / 0 \\ \hline- \end{gathered}$ | F | Tristate | 122 | 146 | E13 |
| PG[1] | PCR[97] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \text { GPIO[97] } \\ \text { E1UC[24] } \\ - \\ \text { TX_CLK } \\ \text { CAN5RX } \\ \text { EIRQ[14] } \end{gathered}$ | SIUL - eMIOS_1 - FEC FlexCAN_5 SIUL | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \hline- \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | M | Tristate | 121 | 145 | E14 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \stackrel{0}{ } \end{aligned}$ | $\begin{aligned} & \text { 뮨 } \\ & \text { OU } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| PG[2] | PCR[98] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[98] <br> E1UC[11] <br> SOUT_3 <br> - | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_3 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \end{gathered}$ | M/S | Tristate | 16 | 16 | E4 |
| PG[3] | PCR[99] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[99] } \\ \text { E1UC[12] } \\ \text { CSO_3 } \\ \text { WKPU[17] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_3 } \\ - \\ \text { WKPU } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | S | Tristate | 15 | 15 | E1 |
| PG[4] | PCR[100] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[100] } \\ \text { E1UC[13] } \\ \text { SCK_3 } \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_3 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \end{aligned}$ | M/S | Tristate | 14 | 14 | F2 |
| PG[5] | PCR[101] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[101] } \\ \text { E1UC[14] } \\ - \\ - \\ \text { WKPU[18] } \\ \text { SIN_3 } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_1 } \\ - \\ - \\ \text { WKPU } \\ \text { DSPI_3 } \end{gathered}$ | $\begin{aligned} & \hline \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \text { I } \end{aligned}$ | S | Tristate | 13 | 13 | D1 |
| PG[6] | PCR[102] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[102] } \\ \text { E1UC[15] } \\ \text { LIN6TX } \\ - \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_1 } \\ \text { LINFlexD_6 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \end{gathered}$ | M/S | Tristate | 38 | 38 | M1 |
| PG[7] | PCR[103] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | GPIO[103] <br> E1UC[16] <br> E1UC[30] <br> LIN6RX <br> WKPU[20] | SIUL eMIOS_1 eMIOS_1 - LINFIexD_6 WKPU | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \text { I } \\ & \hline \end{aligned}$ | S | Tristate | 37 | 37 | L2 |
| PG[8] | PCR[104] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[104] } \\ \text { E1UC[17] } \\ \text { LIN7TX } \\ \text { CS0_2 } \\ \text { EIRQ[15] } \end{gathered}$ |  | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 34 | 34 | K3 |
| PG[9] | PCR[105] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[105] <br> E1UC[18] <br> SCK_2 <br> LIN7RX <br> WKPU[21] | SIUL eMIOS_1 --1 DSPI_2 LINFlexD_7 WKPU | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \hline- \\ \hline 1 / O \\ 1 \end{gathered}$ | S | Tristate | 33 | 33 | J4 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { OU } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| PG[10] | PCR[106] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[106] } \\ \text { EOUC[24] } \\ \text { E1UC[31] } \\ -\overline{S I N} 4 \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { eMIOS_1 } \\ -\quad-4 \\ \text { DSPI_4 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \end{aligned}$ | S | Tristate | 138 | 162 | B13 |
| PG[11] | PCR[107] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[107] } \\ \text { EOUC[25] } \\ \text { CSO_4 } \\ \text { CSO_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_4 } \\ \text { DSPI_6 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | M/S | Tristate | 139 | 163 | A16 |
| PG[12] | PCR[108] | $\begin{gathered} \text { AF0 } \\ \text { AF1 } \\ \text { AF2 } \\ \text { AF3 } \\ \text { ALT4 } \end{gathered}$ | $\begin{gathered} \text { GPIO[108] } \\ \text { EOUC[26] } \\ \text { SOUT_4 } \\ - \\ \text { TXD[2] } \end{gathered}$ | SIUL eMIOS_0 DSPI_4 FEC | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ \hline \mathrm{O} \end{gathered}$ | M/S | Tristate | 116 | 140 | F15 |
| PG[13] | PCR[109] | $\begin{aligned} & \hline \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \\ & \text { ALT4 } \end{aligned}$ | $\begin{gathered} \text { GPIO[109] } \\ \text { EOUC[27] } \\ \text { SCK_4 } \\ - \\ \text { TXD[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_4 } \\ \text { FEC } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | M/S | Tristate | 115 | 139 | F16 |
| PG[14] | PCR[110] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[110] } \\ \text { E1UC[0] } \\ \text { LIN8TX } \\ - \\ \text { SIN_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { LINFlexD_8 } \\ -\quad \\ \text { DSPI_6 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 134 | 158 | C13 |
| PG[15] | PCR[111] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[111] } \\ \text { E1UC[1] } \\ \text { SOUT_6 } \\ - \\ \text { LIN8RX } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_6 } \\ - \\ \text { LINFlexD_8 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline- \end{gathered}$ | M/S | Tristate | 135 | 159 | D13 |
| $\mathrm{PH}[0]$ | PCR[112] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 <br> - | $\begin{gathered} \text { GPIO[112] } \\ \text { E1UC[2] } \\ - \\ \text { TXD[1] } \\ \text { SIN_1 } \end{gathered}$ | SIUL eMIOS_1 - - FEC DSPI_1 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \mathrm{O} \\ & \text { I } \end{aligned}$ | M/S | Tristate | 117 | 141 | E15 |
| PH[1] | PCR[113] | $\begin{gathered} \hline \text { AF0 } \\ \text { AF1 } \\ \text { AF2 } \\ \text { AF3 } \\ \text { ALT4 } \end{gathered}$ | $\begin{gathered} \hline \text { GPIO[113] } \\ \text { E1UC[3] } \\ \text { SOUT_1 } \\ - \\ \text { TXD[0] } \end{gathered}$ |  | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{O} \end{gathered}$ | M/S | Tristate | 118 | 142 | F13 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 민 } \\ & \text { OU } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| $\mathrm{PH}[2]$ | PCR[114] | $\begin{aligned} & \hline \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \\ & \text { ALT4 } \end{aligned}$ | $\begin{gathered} \text { GPIO[114] } \\ \text { E1UC[4] } \\ \text { SCK_1 } \\ \text { TX_EN } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_1 } \\ -\quad \text { FEC } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | M/S | Tristate | 119 | 143 | D16 |
| $\mathrm{PH}[3]$ | PCR[115] | $\begin{aligned} & \hline \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \\ & \text { ALT4 } \end{aligned}$ | $\begin{gathered} \text { GPIO[115] } \\ \text { E1UC[5] } \\ \text { CSO_1 } \\ - \\ \text { TX_ER } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_1 } \\ -\quad \text { FEC } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | M/S | Tristate | 120 | 144 | F14 |
| $\mathrm{PH}[4]$ | PCR[116] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[116] } \\ \text { E1UC[6] } \\ \text { SOUT_7 } \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_7 } \\ \text { _- } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \end{gathered}$ | M/S | Tristate | 162 | 186 | D7 |
| $\mathrm{PH}[5]$ | PCR[117] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[117] } \\ \text { E1UC[7] } \\ - \\ \text { SIN_7 } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ \text { eMIOS_1 } \\ - \\ - \\ \text { DSPI_7 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \mathrm{I} \end{aligned}$ | S | Tristate | 163 | 187 | B7 |
| PH[6] | PCR[118] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[118] } \\ \text { E1UC[8] } \\ \text { SCK_7 } \\ \text { MA[2] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_7 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M/S | Tristate | 164 | 188 | C7 |
| PH[7] | PCR[119] | $\begin{gathered} \hline \text { AF0 } \\ \text { AF1 } \\ \text { AF2 } \\ \text { AF3 } \\ \text { ALT4 } \end{gathered}$ | $\begin{gathered} \text { GPIO[119] } \\ \text { E1UC[9] } \\ \text { CS3_2 } \\ \text { MA[1] } \\ \text { CS0_7 } \end{gathered}$ | SIUL eMIOS_1 DSPI_2 ADC_0 DSPI_7 | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 165 | 189 | C6 |
| PH[8] | PCR[120] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[120] } \\ \text { E1UC[10] } \\ \text { CS2_2 } \\ \text { MA[0] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_2 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ 0 \end{gathered}$ | M/S | Tristate | 166 | 190 | A6 |
| PH[9] ${ }^{6}$ | PCR[121] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[121] } \\ - \\ - \\ - \\ \text { TCK } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ - \\ \text { JTAGC } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \frac{-}{-} \\ & \hline \end{aligned}$ | S | Input, weak pull-up | 155 | 179 | A11 |
| $\mathrm{PH}[10]^{6}$ | PCR[122] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[122] } \\ - \\ - \\ \text { TMS } \end{gathered}$ | SIUL $\qquad$ -JTAGC | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & - \\ & \mathrm{I} \end{aligned}$ | M/S | Input, weak pull-up | 148 | 172 | D10 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { out } \\ & \text { O } \\ & \stackrel{0}{\hat{N}} \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { OU } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| PH[11] | PCR[123] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[123] } \\ \text { SOUT_3 } \\ \text { CSO_4 } \\ \text { E1UC[5] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_3 } \\ \text { DSPI_4 } \\ \text { eMIOS_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 140 | 164 | A13 |
| PH[12] | PCR[124] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[124] } \\ \text { SCK_3 } \\ \text { CS1_4 } \\ \text { E1UC[25] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_3 } \\ \text { DSPI_4 } \\ \text { eMIOS_1 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { O } \\ \hline \text { O } \end{gathered}$ | M/S | Tristate | 141 | 165 | B12 |
| PH[13] | PCR[125] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[125] } \\ \text { SOUT_4 } \\ \text { CSO_3 } \\ \text { E1UC[26] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ \text { DSPI_3 } \\ \text { eMIOS_1 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ 0 \\ 1 / O \\ 1 / O \end{gathered}$ | M/S | Tristate | 9 | 9 | B1 |
| PH[14] | PCR[126] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[126] } \\ \text { SCK_4 } \\ \text { CS1_3 } \\ \text { E1UC[27] } \end{gathered}$ | SIUL DSPI_4 DSPI_3 eMIOS_1 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | 10 | 10 | C1 |
| PH[15] | PCR[127] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[127] } \\ \text { SOUT_5 } \\ - \\ \text { E1UC[17] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_5 } \\ \overline{-} \\ \text { eMIOS_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \frac{\mathrm{I}}{1} \mathrm{O} \end{gathered}$ | M/S | Tristate | 8 | 8 | E3 |
| PI[0] | PCR[128] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[128] EOUC[28] LIN8TX - | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { LINFlexD_8 } \\ - \end{gathered}$ | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{I} \mathrm{O} \\ \mathrm{O} \\ \hline \end{gathered}$ | S | Tristate | 172 | 196 | C5 |
| $\mathrm{Pl}[1]$ | PCR[129] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[129] } \\ \text { EOUC[29] } \\ - \\ - \\ \text { WKPU[24] } \\ \text { LIN8RX } \end{gathered}$ | SIUL eMIOS_0 - WKPU LINFlexD_8 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline 1 \\ & \text { i } \end{aligned}$ | S | Tristate | 171 | 195 | A4 |
| PI[2] | PCR[130] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[130] <br> EOUC[30] <br> LIN9TX <br> —— | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { LINFlexD_9 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ - \end{gathered}$ | S | Tristate | 170 | 194 | D6 |
| $\mathrm{PI}[3]$ | PCR[131] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[131] } \\ \text { EOUC[31] } \\ - \\ - \\ \text { WKPU[23] } \\ \text { LIN9RX } \end{gathered}$ | SIUL eMIOS_0 - WKPU LINFlexD_9 | $\begin{aligned} & \hline 1 / 0 \\ & 1 / 0 \\ & \hline- \\ & \hline 1 \\ & \text { I } \end{aligned}$ | S | Tristate | 169 | 193 | B5 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 문 } \\ & 0 \\ & \mathbf{O} \\ & \stackrel{0}{~} \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { O1 } \\ & \text { © } \\ & \text { N } \end{aligned}$ |  |
| $\mathrm{Pl}[4]$ | PCR[132] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[132] <br> E1UC[28] <br> SOUT_4 <br> - | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_4 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ - \end{gathered}$ | M/S | Tristate | 143 | 167 | A12 |
| $\mathrm{PI}[5]$ | PCR[133] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 | $\begin{gathered} \text { GPIO[133] } \\ \text { E1UC[29] } \\ \text { SCK_4 } \\ \text { CS2_5 } \\ \text { CS2_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_4 } \\ \text { DSPI_5 } \\ \text { DSPI_6 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ 0 \\ 0 \end{gathered}$ | M/S | Tristate | 142 | 166 | D12 |
| $\mathrm{PI}[6]$ | PCR[134] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 | $\begin{gathered} \text { GPIO[134] } \\ \text { E1UC[30] } \\ \text { CSO_4 } \\ \text { CSO_5 } \\ \text { CSO_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ \text { DSPI_4 } \\ \text { DSPI_5 } \\ \text { DSPI_6 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | S | Tristate | 11 | 11 | D2 |
| PI[7] | PCR[135] | AFO <br> AF1 <br> AF2 <br> AF3 <br> ALT4 | $\begin{gathered} \text { GPIO[135] } \\ \text { E1UC[31] } \\ \text { CS1_4 } \\ \text { CS1_5 } \\ \text { CS1_6 } \end{gathered}$ | SIUL eMIOS_1 DSPI_4 DSPI_5 DSPI_6 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ 0 \\ 0 \end{gathered}$ | S | Tristate | 12 | 12 | E2 |
| $\mathrm{Pl}[8]$ | PCR[136] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[136] } \\ - \\ - \\ \text { ADCO_S[16] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ - \\ - \\ \mathrm{I} \end{gathered}$ | S | Tristate | 108 | 130 | J14 |
| $\mathrm{PI}[9]$ | PCR[137] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[137] } \\ - \\ - \\ \text { ADCO_S[17] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & - \\ & \mathrm{I} \end{aligned}$ | S | Tristate | - | 131 | J15 |
| PI[10] | PCR[138] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[138] } \\ - \\ - \\ \text { ADCO_S[18] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ - \\ - \\ \hline \end{gathered}$ | S | Tristate | - | 134 | J16 |
| PI[11] | PCR[139] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[139] } \\ - \\ - \\ \text { ADCO_S[19] } \\ \text { SIN_3 } \end{gathered}$ | SIUL <br> — <br> - <br> ADC_0 <br> DSPI_3 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & \hline- \\ & \mathrm{I} \end{aligned}$ | S | Tristate | 111 | 135 | H16 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & 2 \\ & 2 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 0 $\stackrel{1}{0}$ $\mathbf{O}$ $\stackrel{0}{0}$ $\stackrel{1}{2}$ |  |  |
| PI[12] | PCR[140] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[140] } \\ \text { CSO_3 } \\ \text { CSO_2 } \\ \text {-- } \\ \text { ADCO_S[20] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_3 } \\ \text { DSPI_2 } \\ \overline{\text { ADC_0 }} \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \end{aligned}$ | S | Tristate | 112 | 136 | G15 |
| PI[13] | PCR[141] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[141] } \\ \text { CS1_3 } \\ \text { CS1_2 } \\ - \\ \text { ADC0_S[21] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_3 } \\ \text { DSPI_2 } \\ \overline{\text { ADC_0 }} \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 0 \\ \hline 1 \end{gathered}$ | S | Tristate | 113 | 137 | G14 |
| PI[14] | PCR[142] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[142] } \\ - \\ - \\ \text { ADCO_S[22] } \\ \text { SIN_4 } \end{gathered}$ | SIUL - $\overline{-}$ ADC_0 DSPI_4 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \frac{-}{\mathrm{I}} \\ & \mathrm{i} \end{aligned}$ | S | Tristate | 76 | 92 | T12 |
| PI[15] | PCR[143] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[143] } \\ \text { CSO_4 } \\ \text { CS2_2 } \\ - \\ \text { ADCO_S[23] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ \text { DSPI_2 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 75 | 91 | P11 |
| PJ[0] | PCR[144] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[144] } \\ \text { CS1_4 } \\ \text { CS3_2 } \\ -- \\ \text { ADCO_S[24] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ \text { DSPI_2 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \hline \mathrm{I} \end{gathered}$ | S | Tristate | 74 | 90 | R11 |
| PJ[1] | PCR[145] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[145] } \\ - \\ - \\ \text { ADCO_S[25] } \\ \text { SIN_5 } \end{gathered}$ |  <br> ADC_0 <br> DSPI_5 | $\begin{gathered} 1 / 0 \\ - \\ \hline- \\ 1 \end{gathered}$ | S | Tristate | 73 | 89 | N10 |
| $\mathrm{PJ}[2]$ | PCR[146] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[146] } \\ \text { CSO_5 } \\ \text { CSO_6 } \\ \text { CSO_7 } \\ \text { ADCO_S[26] } \end{gathered}$ | SIUL DSPI_5 DSPI_6 DSPI_7 <br> ADC_0 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I } \end{gathered}$ | S | Tristate | 72 | 88 | R10 |
| PJ[3] | PCR[147] | AFO <br> AF1 <br> AF2 <br> AF3 <br> $-$ | $\begin{gathered} \hline \text { GPIO[147] } \\ \text { CS1_5 } \\ \text { CS1_6 } \\ \text { CS1_7 } \\ \text { ADC0_S[27] } \end{gathered}$ | SIUL DSPI_5 DSPI_6 DSPI_7 ADC_0 | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 71 | 87 | P10 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \text { ర } \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 0 $\stackrel{1}{0}$ $\mathbf{O}$ $\stackrel{0}{1}$ |  |  |
| PJ[4] | PCR[148] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \hline \text { GPIO[148] } \\ \text { SCK_5 } \\ \text { E1UC[18] } \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_5 } \\ \text { eMIOS_1 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \end{aligned}$ | M/S | Tristate | 5 | 5 | D3 |
| PJ[5] | PCR[149] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[149] } \\ - \\ \text { - } \\ \text { ADCO_S[28] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\frac{\mathrm{I} / \mathrm{O}}{-}$ | S | Tristate | - | 113 | N12 |
| PJ[6] | PCR[150] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[150] } \\ - \\ - \\ \text { ADCO_S[29] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \frac{-}{-} \\ & \hline \end{aligned}$ | S | Tristate | - | 112 | N15 |
| PJ[7] | PCR[151] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[151] } \\ - \\ - \\ \text { ADCO_S[30] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | I/O - - | S | Tristate | - | 111 | P16 |
| PJ[8] | PCR[152] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[152] } \\ - \\ - \\ \text { ADCO_S[31] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \frac{-}{-} \\ \hline \end{gathered}$ | S | Tristate | - | 110 | P15 |
| PJ[9] | PCR[153] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[153] } \\ - \\ - \\ \text { ADC1_S[8] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & - \\ & \mathrm{I} \end{aligned}$ | S | Tristate | - | 68 | P5 |
| PJ[10] | PCR[154] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[154] } \\ - \\ - \\ \text { ADC1_S[9] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_1 } \end{gathered}$ | I/O - - I | S | Tristate | - | 67 | T5 |
| PJ[11] | PCR[155] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[155] } \\ - \\ \text { - } \\ \text { ADC1_S[10] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & - \\ & \mathrm{I} \end{aligned}$ | S | Tristate | - | 60 | R3 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 문 } \\ & \text { O } \\ & \stackrel{1}{ } \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { O1 } \\ & \text { © } \\ & \text { N } \end{aligned}$ | *פgd甘W 9Gz |
| PJ[12] | PCR[156] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[156] } \\ - \\ - \\ \text { ADC1_S[11] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \overline{-} \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \frac{-}{-} \\ & \hline \end{aligned}$ | S | Tristate | - | 59 | T1 |
| PJ[13] | PCR[157] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — <br> - | $\begin{gathered} \hline \text { GPIO[157] } \\ - \\ \text { CS1_7 } \\ - \\ \text { CAN4RX } \\ \text { ADC1_S[12] } \\ \text { CAN1RX } \\ \text { WKPU[31] } \end{gathered}$ | SIUL $-\overline{-}$ DSPI_7 $-\overline{-}$ FlexCAN_4 ADC_1 FlexCAN_1 WKPU | $\begin{gathered} 1 / 0 \\ \hline \overline{0} \\ \hline 1 \\ 1 \\ 1 \\ 1 \end{gathered}$ | S | Tristate | - | 65 | N5 |
| PJ[14] | PCR[158] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[158] } \\ \text { CAN1TX } \\ \text { CAN4TX } \\ \text { CS2_7 } \end{gathered}$ | SIUL FlexCAN_1 FlexCAN_4 DSPI_7 | $\begin{gathered} 1 / 0 \\ 0 \\ 0 \\ 0 \end{gathered}$ | M/S | Tristate | - | 64 | T4 |
| PJ[15] | PCR[159] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[159] } \\ \text { CS1_6 } \\ \text { CAN1RX } \end{gathered}$ | SIUL $-\overline{-}$ DSPI_6 FlexCAN_1 | $\begin{gathered} \frac{1 / 0}{0} \\ \frac{1}{1} \end{gathered}$ | M/S | Tristate | - | 63 | R4 |
| PK[0] | PCR[160] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[160] } \\ \text { CAN1TX } \\ \text { CS2_6 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { FlexCAN_1 } \\ \text { DSPI_6 } \\ - \end{gathered}$ | $\begin{gathered} \text { I/O } \\ 0 \\ 0 \\ \hline \end{gathered}$ | M/S | Tristate | - | 62 | T3 |
| PK[1] | PCR[161] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[161] } \\ \text { CS3_6 } \\ - \\ \text { CAN4RX } \end{gathered}$ | SIUL DSPI_6 - FlexCAN_4 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ - \\ \hline \mathrm{I} \end{gathered}$ | M/S | Tristate | - | 41 | H4 |
| PK[2] | PCR[162] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[162] CAN4TX — | SIUL FlexCAN_4 - - | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ - \\ \hline- \end{gathered}$ | M/S | Tristate | - | 42 | L4 |
| PK[3] | PCR[163] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[163] <br> E1UC[0] $\qquad$ $\qquad$ <br> CAN5RX LIN8RX | SIUL eMIOS_1 - - FlexCAN_5 LINFlexD_8 | $\begin{aligned} & \hline \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \text { I } \\ & \hline \end{aligned}$ | M/S | Tristate | - | 43 | N1 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & \text { D } \\ & \text { ర } \\ & \text { ס } \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믐 } \\ & \text { O } \\ & \stackrel{0}{~} \end{aligned}$ |  |  |
| PK[4] | PCR[164] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{aligned} & \text { GPIO[164] } \\ & \text { LIN8TX } \\ & \text { CAN5TX } \\ & \text { E1UC[1] } \end{aligned}$ | SIUL LINFlexD_8 FlexCAN_5 eMIOS_1 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | - | 44 | M3 |
| PK[5] | PCR[165] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[165] } \\ - \\ - \\ \text { CAN2RX } \\ \text { LIN2RX } \end{gathered}$ | SIUL - - FlexCAN_2 LINFlexD_2 | I/O <br> - <br> - <br> I | M/S | Tristate | - | 45 | M5 |
| PK[6] | PCR[166] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[166] CAN2TX LIN2TX | SIUL FlexCAN_2 LINFlexD_2 - | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ - \end{gathered}$ | M/S | Tristate | - | 46 | M6 |
| PK[7] | PCR[167] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[167] } \\ - \\ - \\ \text { CAN3RX } \\ \text { LIN3RX } \end{gathered}$ | SIUL - - FlexCAN_3 LINFlexD_3 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \mathrm{-} \\ & \hline- \\ & \mathrm{I} \\ & \mathrm{I} \end{aligned}$ | M/S | Tristate | - | 47 | M7 |
| PK[8] | PCR[168] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[168] CAN3TX LIN3TX $\qquad$ | SIUL FlexCAN_3 LINFlexD_3 - | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M/S | Tristate | - | 48 | M8 |
| PK[9] | PCR[169] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[169] } \\ - \\ - \\ \text { SIN_4 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ - \\ \text { DSPI_4 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & - \\ & \mathrm{I} \end{aligned}$ | M/S | Tristate | - | 197 | E8 |
| PK[10] | PCR[170] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \hline \text { GPIO[170] } \\ \text { SOUT_4 } \\ - \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ - \\ - \end{gathered}$ | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline- \end{gathered}$ | M/S | Tristate | - | 198 | E7 |
| PK[11] | PCR[171] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[171] } \\ \text { SCK_4 } \\ - \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ - \\ - \end{gathered}$ | I/O <br> I/O <br> - <br> - | M/S | Tristate | - | 199 | F8 |
| PK[12] | PCR[172] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[172] } \\ \text { CS0_4 } \\ - \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_4 } \\ - \\ - \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & - \\ & \hline \end{aligned}$ | M/S | Tristate | - | 200 | G12 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  |  |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 믐 } \\ & \text { O } \\ & \text { 〇 } \end{aligned}$ |  |  |
| PK[13] | PCR[173] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[173] } \\ \text { CS3_6 } \\ \text { CS2_7 } \\ \text { SCK_1 } \\ \text { CAN3RX } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ \text { DSPI_6 } \\ \text { DSPI_7 } \\ \text { DSPI_1 } \\ \text { FlexCAN_3 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M/S | Tristate | - | 201 | H12 |
| PK[14] | PCR[174] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[174] } \\ \text { CAN3TX } \\ \text { CS3_7 } \\ \text { CSO_1 } \end{gathered}$ | SIUL FlexCAN_3 DSPI_7 DSPI_1 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | M/S | Tristate | - | 202 | J12 |
| PK[15] | PCR[175] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[175] } \\ - \\ - \\ \text { SIN_1 } \\ \text { SIN_7 } \end{gathered}$ |  | $\begin{aligned} & \text { I/O } \\ & \frac{-}{-} \end{aligned}$ | M/S | Tristate | - | 203 | D5 |
| PL[0] | PCR[176] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[176] } \\ \text { SOUT_1 } \\ \text { SOUT_7 } \\ - \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { DSPI_7 } \\ - \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 0 \\ \hline \end{gathered}$ | M/S | Tristate | - | 204 | C4 |
| PL[1] | PCR[177] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[177] } \\ - \\ - \end{gathered}$ | SIUL - - | $\begin{aligned} & 1 / \mathrm{O} \\ & - \\ & - \end{aligned}$ | M/S | Tristate | - | - | F7 |
| PL[2] | PCR[178] ${ }^{7}$ | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[178] } \\ \overline{\mathrm{MDO}^{8}} \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{O}}$ | M/S | Tristate | - | - | F5 |
| PL[3] | PCR[179] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[179] } \\ \text { MDO1 } \\ - \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{1 / \mathrm{O}}{\mathrm{o}}$ | M/S | Tristate | - | - | G5 |
| PL[4] | PCR[180] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[180] } \\ \text { - } \\ - \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{1 / \mathrm{O}}{\mathrm{O}}$ | M/S | Tristate | - | - | H5 |
| PL[5] | PCR[181] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[181] } \\ \text { - } \\ \text { MDO3 } \\ - \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{O}}$ | M/S | Tristate | - | - | J5 |
| PL[6] | PCR[182] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[182] } \\ \text { - } \\ \text { MDO4 } \\ - \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{O}}$ | M/S | Tristate | - | - | K5 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{array}{\|l} \stackrel{\circ}{\mathrm{D}} \\ \underset{\mathrm{Z}}{\mathrm{Z}} \\ \hline \end{array}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 늠 } \\ & 0 \\ & \end{aligned}$ |  |  |
| PL[7] | PCR[183] | $\begin{aligned} & \text { AFO } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \hline \text { GPIO[183] } \\ -- \\ \text { MDO5 } \end{gathered}$ |  | $\begin{aligned} & 1 / 0 \\ & \hline- \\ & \hline- \end{aligned}$ | M/S | Tristate | - | - | L5 |
| PL[8] | PCR[184] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[184] } \\ - \\ - \\ \text { EVTI } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ - \\ \text { Nexus } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \frac{-}{-} \end{aligned}$ | S | Pull-up | - | - | M9 |
| PL[9] | PCR[185] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[185] } \\ \text { MSEOO } \end{gathered}$ - | $\begin{aligned} & \text { SIUL } \\ & \text { Nexus } \end{aligned}$ | $\frac{1 / 0}{0}$ | M/S | Tristate | - | - | M10 |
| PL[10] | PCR[186] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \hline \text { GPIO[186] } \\ \text { MCKO } \end{gathered}$ | SIUL <br> Nexus | $\frac{1 / 0}{0}$ | F/S | Tristate | - | - | M11 |
| PL[11] | PCR[187] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[187] } \\ \text { MSEO1 } \end{gathered}$ | SIUL <br> Nexus $\qquad$ | $\frac{1 / 0}{\mathrm{o}}$ | M/S | Tristate | - | - | M12 |
| PL[12] | PCR[188] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[188] } \\ \overline{\text { EVTO }} \end{gathered}$ | SIUL <br> Nexus $\qquad$ | $\frac{1 / 0}{\mathrm{o}}$ | M/S | Tristate | - | - | F11 |
| PL[13] | PCR[189] | $\begin{aligned} & \text { AF0 } \\ & \text { F1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[189] } \\ ---6 \end{gathered}$ | SIUL <br> Nexus <br> - | $\frac{1 / 0}{\mathrm{o}}$ | M/S | Tristate | - | - | F10 |
| PL[14] | PCR[190] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[190] } \\ \overline{M D O 7} \end{gathered}$ | $\begin{aligned} & \text { SIUL } \\ & \text { Nexus } \\ & - \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & \hline- \\ & \hline \end{aligned}$ | M/S | Tristate | - | - | E12 |
| PL[15] | PCR[191] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[191] } \\ \text { MDO8 } \end{gathered}$ | SIUL <br> Nexus $\qquad$ | $\begin{aligned} & 1 / 0 \\ & \hline \mathrm{O} \end{aligned}$ | M/S | Tristate | - | - | E11 |
| PM[0] | PCR[192] | $\begin{aligned} & \text { AF0 } \\ & \text { AF1 } \\ & \text { AF2 } \\ & \text { AF3 } \end{aligned}$ | $\begin{gathered} \text { GPIO[192] } \\ \overline{M D O} 9 \end{gathered}$ | $\begin{aligned} & \text { SIUL } \\ & \text { Nexus } \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & \hline- \\ & \hline \end{aligned}$ | M/S | Tristate | - | - | E10 |

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR |  | Function |  |  | $\begin{aligned} & 0 \\ & 0 . \\ & \text { 2 } \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | Pin number |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 0 <br> $\stackrel{1}{0}$ <br>  <br> $\stackrel{0}{2}$ | $\begin{aligned} & \text { ロ! } \\ & \text { OU } \\ & \text { - } \\ & \text { N } \end{aligned}$ |  |
| PM[1] | PCR[193] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[193] } \\ - \\ \text { MDO10 } \\ - \end{gathered}$ | SIUL <br> Nexus | $\begin{aligned} & \hline 1 / 0 \\ & \hline- \\ & \hline- \end{aligned}$ | M/S | Tristate | - | - | E9 |
| PM[2] | PCR[194] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[194] } \\ \text { MDO11 } \\ - \end{gathered}$ | SIUL <br> Nexus | $\frac{1 / 0}{\mathrm{O}}$ | M/S | Tristate | - | - | F12 |
| PM[3] | PCR[195] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[195] } \\ - \\ - \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \end{gathered}$ | I/O <br> - <br> - | M/S | Tristate | - | - | K12 |
| PM[4] | PCR[196] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[196] } \\ - \\ - \end{gathered}$ | SIUL <br> - <br> - | I/O <br> - <br> — | M/S | Tristate | - | - | L12 |
| PM[5] | PCR[197] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[197] } \\ - \\ - \end{gathered}$ | SIUL <br> - <br> — | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \\ & \hline \end{aligned}$ | M/S | Tristate | - | - | F9 |
| PM[6] | PCR[198] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[198] } \\ - \\ - \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & - \end{aligned}$ | M/S | Tristate | - | - | F6 |

[^0]7 When MBIST is enabled to run (STCU Enable = 1), the application must not drive or tie PAD[178) (MDO[0]) to 0 V before the device exits reset (external reset is removed) as the pad is internally driven to 1 to indicate MBIST operation. When MBIST is not enabled (STCU Enable $=0$ ), there are no restriction as the device does not internally drive the pad.
8 These pins can be configured as Nexus pins during reset by the debugger writing to the Nexus Development Interface "Port Control Register" rather than the SIUL. Specifically, the debugger can enable the MDO[7:0], MSEO[1:0], and MCKO ports by programming NDI (PCR[MCKO_EN] or PCR[PSTAT_EN]). MDO[8:11] ports can be enabled by programming NDI ((PCR[MCKO_EN] and PCR[FPM]) or PCR[PSTAT_EN]).

## 4 Electrical Characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.
This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.
To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $\mathrm{V}_{\mathrm{DD}}$ or $\left.\mathrm{V}_{\mathrm{SS}} \mathrm{HV}\right)$. This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.
In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.
In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

### 4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 5 are used and the parameters are tagged accordingly in the tables where appropriate.

Table 5. Parameter classifications

| Classification tag | Tag description |
| :---: | :--- |
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically <br> relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical <br> devices under typical conditions unless otherwise noted. All values shown in the typical column <br> are within this category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 4.2 NVUSRO register

Portions of the device configuration, such as high voltage supply is controlled via bit values in the Non-Volatile User Options Register (NVUSRO). For a detailed description of the NVUSRO register, see MPC5646C Reference Manual.

### 4.2.1 NVUSRO [PAD3V5V(0)] field description

Table 6 shows how NVUSRO [PAD3V5V(0)] controls the device configuration for $\mathrm{V}_{\mathrm{DD}}$ _HV_A domain.
Table 6. PAD3V5V(0) field description

| Value $^{\mathbf{1}}$ | Description |
| :---: | :---: |
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V |
| 1 |  |

1 ' 1 ' is delivery value. It is part of shadow flash memory, thus programmable by customer.

The DC electrical characteristics are dependent on the $\operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}(0,1)$ bit value.

### 4.2.2 NVUSRO [PAD3V5V(1)] field description

Table 7 shows how NVUSRO [PAD3V5V(1)] controls the device configuration the device configuration for $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{\mathrm{H}} \mathrm{B}$ domain.

Table 7. PAD3V5V(1) field description

| Value $^{1}$ | Description |
| :---: | :---: |
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V |

1 ' 1 ' is delivery value. It is part of shadow flash memory, thus programmable by customer.
The DC electrical characteristics are dependent on the $\operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}(0,1)$ bit value.

### 4.3 Absolute maximum ratings

Table 8. Absolute maximum ratings

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS_HV }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | V |
| $\mathrm{V}_{\text {DD_HV_A }}$ | SR | Voltage on VDD_HV_A pins with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | -0.3 | 6.0 | V |
| $\mathrm{V}_{\text {DD_HV_B }}{ }^{1}$ | SR | Voltage on VDD_HV_B pins with respect to common ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | -0.3 | 6.0 | V |
| V ${ }_{\text {SS_LV }}$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (VSS_HV) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| $\mathrm{V}_{\text {RC_CTRL }}{ }^{2}$ |  | Base control voltage for external BCP68 NPN device | Relative to $\mathrm{V}_{\text {DD_LV }}$ | 0 | $\mathrm{V}_{\mathrm{DD} \text { _LV }}+1$ | V |

Table 8. Absolute maximum ratings (continued)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS_ADC }}$ | SR |  | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| VDD_HV_ADC0 | SR | Voltage on VDD_HV_ADC0 with respect to ground (VS_HV) | - | -0.3 | 6.0 | V |
|  |  |  | Relative to $\mathrm{V}_{\text {DD_HV_A }}{ }^{3}$ | VDD_HV_A -0.3 | $\mathrm{V}_{\text {DD_HV_A }}+0.3$ |  |
| $\mathrm{V}_{\text {DD_HV_ADC }}{ }^{4}$ | SR | Voltage on VDD_HV_ADC1 with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | -0.3 | 6.0 | V |
|  |  |  | Relative to $\mathrm{V}_{\text {DD_HV_A }}{ }^{2}$ | $\mathrm{V}_{\text {DD_HV_A }}{ }^{-0.3}$ | $\mathrm{V}_{\text {DD_HV_A }}+0.3$ |  |
| $\mathrm{V}_{\text {IN }}$ | SR | Voltage on any GPIO pin with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | Relative to $V_{\text {DD_HV_A/HV_B }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD} \text { _HV_A/HV_B }} \\ -0.3 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD} \text { _HV_A/HV_B }} \\ +0.3 \end{gathered}$ | V |
| $I_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -10 | 10 | mA |
| İnJsum | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |
| $\mathrm{I}_{\text {AVGSEG }}{ }^{5}$ | SR | Sum of all the static I/O current within a supply segment ( $\mathrm{V}_{\mathrm{DD} \text { _HV_A }}$ or $\mathrm{V}_{\mathrm{DD} \text { _HV_B }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ |  | 70 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ |  | 64 |  |
| TStorage | SR | Storage temperature | - | $-55^{6}$ | 150 | ${ }^{\circ} \mathrm{C}$ |

[^1]
## NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\text {DD_HV_A/HV_B }}$ or $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}$ HV ), the voltage on pins with respect to ground ( $\mathrm{V}_{\mathrm{SS} \text { _HV }}$ ) must not exceed the recommended values.

### 4.4 Recommended operating conditions

Table 9. Recommended operating conditions (3.3 V)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS_HV }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{DD} \text { _HV_A }}{ }^{1}$ | SR | Voltage on $\mathrm{V}_{\text {DD_HV_A }}$ pins with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {DD_HV_B }}{ }^{1}$ | SR | Voltage on $\mathrm{V}_{\text {DD_HV_B }}$ pins with respect to ground (VSS_HV) | - | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {SS_LV }}{ }^{2}$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (VSS_HV) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| $\mathrm{V}_{\text {RC_CTRL }}{ }^{3}$ |  | Base control voltage for external BCP68 NPN device | Relative to $\mathrm{V}_{\text {DD_LV }}$ | 0 | $\mathrm{V}_{\mathrm{DD} \text { _LV }}+1$ | V |
| VSS_ADC | SR | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| $\mathrm{V}_{\text {DD_HV_ADC0 }}{ }^{4}$ | SR | Voltage on VDD_HV_ADC0 with respect to ground (VS_HV) | - | $3.0^{5}$ | 3.6 | V |
|  |  |  | Relative to $\mathrm{V}_{\text {DD_HV_A }}{ }^{6}$ | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ | $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}$ _A +0.1 |  |
| $\mathrm{V}_{\text {DD_HV_ADC1 }}{ }^{7}$ | SR | Voltage on VDD_HV_ADC1 with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | 3.0 | 3.6 | V |
|  |  |  | Relative to $\mathrm{V}_{\text {DD_HV_A }}{ }^{6}$ | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ | $\mathrm{V}_{\text {DD_HV_A }}+0.1$ |  |
| $\mathrm{V}_{\mathrm{IN}}$ | SR | Voltage on any GPIO pin with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | - | V |
|  |  |  | Relative to VDD_HV_A/HV_B | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD} \text { _HV_A/HV_B }} \\ +0.1 \end{gathered}$ |  |
| $\mathrm{I}_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -5 | 5 | mA |
| $\mathrm{I}_{\text {INJSUM }}$ | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |
| TV ${ }_{\text {DD }}$ | SR | $V_{\text {DD HV A }}$ slope to ensure correct power up ${ }^{8}$ | - | - | 0.5 | $\mathrm{V} / \mathrm{\mu s}$ |
|  |  |  | - | 0.5 | - | $\mathrm{V} / \mathrm{min}$ |
| $\mathrm{T}_{\text {A }}$ | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}}$ up to $120 \mathrm{MHz}+2 \%$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | SR | Junction temperature under bias | - | -40 | 150 |  |

100 nF EMI capacitance and $10 \mu \mathrm{~F}$ bulk capacitance need to be provided between each $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ _HV pair.

2100 nF EMI capacitance and $10 \mu \mathrm{~F}$ bulk capacitance need to be provided between each of the four $\mathrm{V}_{\mathrm{DD}} \mathrm{LV} / \mathrm{V}_{\text {SS_LV }}$ supply pairs. For details refer to the Power Management chapter of the MPC5646C Reference Manual.
3 This voltage is internally generated by the device and no external voltage should be supplied.
4100 nF capacitance needs to be provided between $\mathrm{V}_{\text {DD_ADC }} / \mathrm{V}_{\text {SS_ADC }}$ pair.
5 Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below $\mathrm{V}_{\mathrm{LVDHVL}}$, device is reset.
6 Both the relative and the fixed conditions must be met. For instance: If $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}_{\mathrm{A}}$ is $5.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} \text { _HV_ADCo }}$ maximum value is 6.0 V then, despite the relative condition, the max value is $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV} \_\mathrm{A}+0.3=6.2 \mathrm{~V}$.
7 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{D D \_H V}$ _B domain hence $V_{D D \_H V \_A D C 1 ~}$ should be within $\pm 100 \mathrm{mV}$ of $\mathrm{V}_{\mathrm{DD} \_\mathrm{HV} \_\mathrm{B}}$ when these channels are used for ADC_1.
8 Guaranteed by the device validation.
Table 10. Recommended operating conditions ( 5.0 V )

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| V ${ }_{\text {SS_HV }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | V |
| $\mathrm{V}_{\text {DD_HV_A }}{ }^{1}$ | SR | Voltage on VDD_HV_A pins with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | 4.5 | 5.5 | V |
|  |  |  | Voltage drop ${ }^{2}$ | 3.0 | 5.5 |  |
| $\mathrm{V}_{\text {DD_HV_B }}$ | SR | Generic GPIO functionality | - | 3.0 | 5.5 | V |
|  |  | Ethernet/3.3 V functionality (See the notes in all figures in Section 3, "Package pinouts and signal descriptions" for the list of channels operating in $\mathrm{V}_{\text {DD_HV_B }}$ domain) | - | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {SS_LV }}{ }^{3}$ | SR | Voltage on VSS_LV (Low voltage digital supply) pins with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| $\mathrm{V}_{\text {RC_CTRL }}{ }^{4}$ |  | Base control voltage for external BCP68 NPN device | Relative to VDDLV | 0 | $\mathrm{V}_{\text {DD_LV }}+1$ | V |
| $\mathrm{V}_{\text {SS_ADC }}$ | SR | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | $\mathrm{V}_{\text {SS_HV }}+0.1$ | V |
| $\mathrm{V}_{\text {DD_HV_ADC0 }}{ }^{5}$ | SR | Voltage on VDD_HV_ADCO with respect to ground (VS_HV) | - | 4.5 | 5.5 | V |
|  |  |  | Voltage drop ${ }^{(2)}$ | 3.0 | 5.5 |  |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}_{1} \mathrm{~A}^{6}$ | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ | $\mathrm{V}_{\text {DD_HV_A }}+0.1$ |  |
| $\mathrm{V}_{\text {DD_HV_ADC1 }}{ }^{7}$ | SR | Voltage on VDD_HV_ADC1 with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ HV) | - | 4.5 | 5.5 | V |
|  |  |  | Voltage drop ${ }^{(2)}$ | 3.0 | 5.5 |  |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}_{1} \mathrm{~A}^{6}$ | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ | $\mathrm{V}_{\text {DD_HV_A }}+0.1$ |  |

Table 10. Recommended operating conditions (5.0 V) (continued)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {IN }}$ | SR |  | Voltage on any GPIO pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ _HV) | - | $\mathrm{V}_{\text {SS_HV }}-0.1$ | - | V |
|  |  | Relative to $V_{\text {DD_HV_A/HV_B }}$ |  | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD} \text { _HV_A/HV_B }} \\ +0.1 \end{gathered}$ |  |  |
| $I_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -5 | 5 | mA |  |
| $\mathrm{I}_{\text {INJSUM }}$ | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |  |
| TV ${ }_{\text {DD }}$ | SR | $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{1}$ A slope to ensure correct power up ${ }^{8}$ | - | - | 0.5 | $\mathrm{V} / \mu \mathrm{s}$ |  |
|  |  |  | - | 0.5 | - | $\mathrm{V} / \mathrm{min}$ |  |
| TA C-Grade Part | SR | Ambient temperature under bias | - | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| TJ c-Grade Part | SR | Junction temperature under bias | - | -40 | 110 |  |  |
| TA V-Grade Part | SR | Ambient temperature under bias | - | -40 | 105 |  |  |
| TJ V-Grade Part | SR | Junction temperature under bias | - | -40 | 130 |  |  |
| TA M-Grade Part | SR | Ambient temperature under bias | - | -40 | 125 |  |  |
| $\mathrm{T}_{\text {J M Grade Part }}$ | SR | Junction temperature under bias | - | -40 | 150 |  |  |

1100 nF EMI capacitance and $10 \mu \mathrm{~F}$ bulk capacitance needs to be provided between each $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}$ _A/HV_B $/ V_{\text {SS_HV }}$ pair.
2 Full device operation is guaranteed by design from 3.0 V-5.5 V. OSC electrical characteristics (startup time, IDD, negative resistance, ESR and duty cycle) will not be guaranteed to stay within the stated limits when operating below 4.5 V and above 3.6 V . However, OSC functionality is guaranteed within the entire range ( $3.0 \mathrm{~V}-5.5 \mathrm{~V}$ ).

3100 nF EMI capacitance and $40 \mu \mathrm{~F}$ bulk capacitance needs to be provided between each $\mathrm{V}_{\text {DD_LV }} / \mathrm{V}_{\text {SS_LV }}$ supply pair.
4 This voltage is internally generated by the device and no external voltage should be supplied.
5100 nF capacitance needs to be provided between $\mathrm{V}_{\text {DD_HV_(ADCO/ADC1) }} / \mathrm{V}_{\text {SS_HV_(ADCO/ADC1) }}$ pair.
6 Both the relative and the fixed conditions must be met. For instance: If $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{-} \mathrm{H}$ is $5.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} \text { _HV_ADCo }}$ maximum value is 6.0 V then, despite the relative condition, the max value is $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV} \mathrm{V}_{\mathrm{A}}+0.3=6.2 \mathrm{~V}$.
7 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{D D-H V}$ d domain hence VDD_HV_ADC1 should be within $\pm 100 \mathrm{mV}$ of $\mathrm{V}_{\mathrm{DD} \_\mathrm{HV} \_B}$ when these channels are used for $A \bar{D} \mathrm{C}_{-} 1$.
8 Guaranteed by device validation.

## NOTE

SRAM retention guaranteed to LVD levels.

### 4.5 Thermal characteristics

### 4.5.1 Package thermal characteristics

Table 11. LQFP thermal characteristics ${ }^{1}$

| Symbol |  | C | Parameter | Conditions ${ }^{2}$ | Pin count | Value ${ }^{3}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | CC |  | D | Thermal resistance, junction-to-ambient natural convection ${ }^{4}$ | Single-layer board-1s | 176 | - | - | $38^{5}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 208 |  |  |  | - | - | $41^{6}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | CC | D | Thermal resistance, junction-to-ambient natural convection ${ }^{7}$ | Four-layer board-2s2p ${ }^{7}$ | 176 | - | - | 31 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  |  |  | 208 | - | - | 34 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1 Thermal characteristics are targets based on simulation that are subject to change per device characterization.
${ }^{2} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$.
${ }^{3}$ All values need to be confirmed during device validation.
4 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
5 Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6.
6 Junction-to-Ambient thermal resistance determined per JEDEC JESD51-2 and JESD51-6
7 Junction-to-Board thermal resistance determined per JEDEC JESD51-8.

Table 12. 256 MAPBGA thermal characteristics ${ }^{1}$

| Symbol |  | C | Parameter | Conditions | Value | Unit |
| :--- | :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | CC | - | Thermal resistance, junction-to-ambient <br> natural convection | Single-layer board—1s | $43^{2}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Four-layer board-2s2p | $26^{3}$ |  |  |  |

1 Thermal characteristics are targets based on simulation that are subject to change per device characterization.
2 Junction-to-ambient thermal resistance determined per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3 Junction-to-ambient thermal resistance determined per JEDEC JESD51-6 with the board horizontal.

### 4.5.2 Power considerations

The average chip-junction temperature, $T_{\mathrm{J}}$, in degrees Celsius, may be calculated using Equation 1:

$$
\begin{equation*}
T_{J}=T_{A}+\left(P_{D} \times R_{\theta J A}\right) \tag{Eqn. 1}
\end{equation*}
$$

Where:
$\mathrm{T}_{\mathrm{A}}$ is the ambient temperature in ${ }^{\circ} \mathrm{C}$.
$\mathrm{R}_{\theta \mathrm{JA}}$ is the package junction-to-ambient thermal resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$.
$\mathrm{P}_{\mathrm{D}}$ is the sum of $\mathrm{P}_{\text {INT }}$ and $\mathrm{P}_{\mathrm{I} / \mathrm{O}}\left(\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{INT}}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}\right)$.
$P_{\text {INT }}$ is the product of $\mathrm{I}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DD}}$, expressed in watts. This is the chip internal power.
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}}<\mathrm{P}_{\mathrm{INT}}$ and may be neglected. On the other hand, $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is given by:

$$
\begin{equation*}
P_{D}=K /\left(T_{J}+273^{\circ} \mathrm{C}\right) \tag{Eqn. 2}
\end{equation*}
$$

Therefore, solving equations 1 and 2 :

$$
\begin{equation*}
K=P_{D} \times\left(T_{A}+273^{\circ} \mathrm{C}\right)+R_{\theta J A} \times P_{D}^{2} \tag{Eqn. 3}
\end{equation*}
$$

Where:
$K$ is a constant for the particular part, which may be determined from Equation 3 by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ may be obtained by solving equations 1 and 2 iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

### 4.6 I/O pad electrical characteristics

### 4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads-These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads-These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads-These pads provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads-These pads are associated to ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.
- Low power pads-These pads are active in standby mode for wakeup source.

Also, medium/slow and fast/medium pads are available in design which can be configured to behave like a slow/medium and medium/fast pads depending upon the slew-rate control.
Medium and fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

### 4.6.2 I/O input DC characteristics

Table 13 provides input DC electrical characteristics as described in Figure 5.


Figure 5. I/O input DC electrical characteristics definition
Table 13. I/O input DC electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SR |  | P | Input high level CMOS (Schmitt Trigger) | - |  | $0.65 \mathrm{~V}_{\text {DD }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.4$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | SR | P | Input low level CMOS (Schmitt Trigger) | - |  | -0.3 | - | $0.35 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | CC | C | Input hysteresis CMOS (Schmitt Trigger) | - |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
| $\mathrm{I}_{\text {LKG }}$ | CC | P | Digital input leakage | No injection on adjacent pin | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | - | 2 | - | nA |  |
|  |  | $P$ |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 2 | - |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | - | 12 | 500 |  |  |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 70 | 1000 |  |  |
| $\mathrm{W}_{\mathrm{FI}}$ | SR | P | Width of input pulse rejected by analog filter ${ }^{3}$ |  | - | - | - | $40^{4}$ | ns |  |
| $\mathrm{W}_{\text {NFI }}$ | SR | P | Width of input pulse accepted by analog filter ${ }^{(3)}$ |  | - | $1000{ }^{4}$ | - | - | ns |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2} \mathrm{~V}_{\mathrm{DD}}$ as mentioned in the table is $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV} \_\mathrm{A} / \mathrm{V}_{\mathrm{DD} \_} \mathrm{HV}$ _B . All values need to be confirmed during device validation.
${ }^{3}$ Analog filters are available on all wakeup lines.
${ }^{4}$ The width of input pulse in between 40 ns to 1000 ns is indeterminate. It may pass the noise or may not depending on silicon sample to sample variation.

### 4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 14 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 15 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 16 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 17 provides output driver characteristics for I/O pads when in FAST configuration.

Table 14. I/O pull-up/pull-down DC electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\\|_{\text {WPU }}$ | CC |  | P | Weak pull-up current absolute value | $\begin{aligned} & V_{I N}=V_{I L}, V_{D D}= \\ & 5.0 \mathrm{~V} \pm 10 \% \end{aligned}$ | PAD3V5V = 0 | 10 | - | 150 | $\mu \mathrm{A}$ |
|  |  | C | PAD3V5V $=1^{3}$ |  |  | 10 | - | 250 |  |  |
|  |  | P | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{DD}}= \\ & 3.3 \mathrm{~V} \pm 10 \% \end{aligned}$ |  | PAD3V5V = 1 | 10 | - | 150 |  |  |
| $\\|_{\text {WPD }}{ }^{\prime}$ | CC | P | Weak pull-down current absolute value | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{DD}}= \\ & 5.0 \mathrm{~V} \pm 10 \% \end{aligned}$ | PAD3V5V = 0 | 10 | - | 150 | $\mu \mathrm{A}$ |  |
|  |  | C |  |  | PAD3V5V = 1 | 10 | - | 250 |  |  |
|  |  | P |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{DD}}= \\ & 3.3 \mathrm{~V} \pm 10 \% \end{aligned}$ | PAD3V5V = 1 | 10 | - | 150 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
$2 V_{D D}$ as mentioned in the table is $V_{D D_{-} H V_{-}} / V_{D D \_H V_{-} B}$.
3 The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 15. SLOW configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{\mathbf{1 , 2}}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | P | Output high level SLOW configuration | Push Pull | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | $0.8 \mathrm{~V}_{\text {DD }}$ | - | - | V |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{3} \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
|  |  | P | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | P | Output low level SLOW configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{PD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}= \\ & 1(3) \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | P |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 0.5 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
$2 \mathrm{~V}_{\mathrm{DD}}$ as mentioned in the table is $\mathrm{V}_{\mathrm{DD} \text { _HV_A }} / \mathrm{V}_{\mathrm{DD} \text { _HV_B }}$.
3 The configuration PAD3V5 = 1 when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 16. MEDIUM configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | C | Output high level MEDIUM configuration | Push Pull | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | $0.8 \mathrm{~V}_{\text {DD }}$ | - | - | V |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-1.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{3} \end{aligned}$ |  |  | 0.8 V DD | - | - |  |  |
|  |  | C | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | C | Output low level MEDIUM configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{(3)} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ | - | - | 0.5 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2} \mathrm{~V}_{\mathrm{DD}}$ as mentioned in the table is $\mathrm{V}_{\mathrm{DD} \_H V \_A} / V_{D D \_H V \_B}$.
${ }^{3}$ The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 17. FAST configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | P | Output high level FAST configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-14 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-7 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{3} \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
|  |  | C | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-11 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PADV} 5 \mathrm{~V}=1 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |  |

Table 17. FAST configuration output buffer electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {OL }}$ | CC |  | P | Output low level FAST configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{O}}=14 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=7 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{(3)} \end{aligned}$ |  |  | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C | $\begin{aligned} & \mathrm{loL}_{\mathrm{L}}=11 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ |  |  | - | - | 0.5 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2} V_{D D}$ as mentioned in the table is $V_{D D \_H V} A / V_{D D \_H V \_B}$.
${ }^{3}$ The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus outputs (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### 4.6.4 Output pin transition times

Table 18. Output pin transition times

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value ${ }^{3}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{T}_{\mathrm{tr}}$ | CC |  | D | Output transition time output pin ${ }^{4}$ <br> SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 50 | ns |
|  |  | T | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - |  | - | 100 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - |  | - | 125 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ |  | $\begin{aligned} & V_{D D}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 40 |  |  |
|  |  | T | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | - | - | 50 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | - | - | 75 |  |  |
| $\mathrm{T}_{\mathrm{tr}}$ | CC | D | Output transition time output pin ${ }^{(4)}$ <br> MEDIUM configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \\ & \text { SIUL.PCRx.SRC }=1 \end{aligned}$ | - | - | 10 | ns |  |
|  |  | T |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - | - | 20 |  |  |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | - | 40 |  |  |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \\ & \text { SIUL.PCRx.SRC }=1 \end{aligned}$ | - | - | 12 |  |  |
|  |  | T |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - | - | 25 |  |  |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | - | 40 |  |  |

Table 18. Output pin transition times (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{\mathbf{1 , 2}}$ |  | Value ${ }^{3}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{T}_{\text {tr }}$ | CC |  | D | Output transition time output pin ${ }^{(4)}$ <br> FAST configuration | $C_{L}=25 \mathrm{pF}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \pm 10 \%, \\ & P A D 3 V 5 V=0 \end{aligned}$ | - | - | 4 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | - |  | - | 6 |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | - |  | - | 12 |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ |  |  | $\begin{aligned} & V_{D D}=3.3 V \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 4 |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |  | - | - | 7 |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  |  | - | - | 12 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
$2 \mathrm{~V}_{\mathrm{DD}}$ as mentioned in the table is $\mathrm{V}_{\mathrm{DD} \_H V_{A}} / \mathrm{V}_{\mathrm{DD} \text { _HV_B }}$.
3 All values need to be confirmed during device validation.
${ }^{4} \mathrm{C}_{\mathrm{L}}$ includes device and package capacitances ( $\mathrm{C}_{\mathrm{PKG}}<5 \mathrm{pF}$ ).

### 4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply is associated to a $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ _HV supply pair as described in Table 19.

Table 20 provides I/O consumption figures.
In order to ensure device reliability, the average current of the $I / O$ on a single segment should remain below the $I_{\text {AVGSEG }}$ maximum value.
In order to ensure device functionality, the sum of the dynamic and static current of the $I / O$ on a single segment should remain below the $\mathrm{I}_{\text {DYNSEG }}$ maximum value.

Table 19. I/O supplies

| Package | I/O Supplies |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256 MAPBGA | Equivalent to 208-pin LQFP segment pad distribution + G6, G11, H11, J11 |  |  |  |  |  |  |  |
| 208 LQFP |  | $\begin{aligned} & \text { pin27 } \\ & \left(\mathrm{V}_{\mathrm{DD}}{ }^{\prime} \mathrm{HV} \text { ) }\right) \\ & \text { pin28 } \\ & \left(\mathrm{V}_{\text {SS_HV }}\right) \end{aligned}$ | pin73 <br> (VSS_HV) <br> pin75 <br> ( $\mathrm{V}_{\mathrm{DD} \text { _HV_A }}$ ) | pin101 <br> (VDD_HV_A) <br> pin102 <br> ( $\mathrm{V}_{\mathrm{SS} \text { _HV }}$ ) | pin132 <br> ( $\mathrm{V}_{\mathrm{SS} \text { _HV }}$ ) <br> pin133 <br> ( $\mathrm{V}_{\mathrm{DD} \text { _HV_A }}$ ) | pin147 <br> (VSS_HV) <br> pin148 <br> ( $\mathrm{V}_{\mathrm{DD} \text { _HV_B }}$ ) | pin174 <br> (VSSHV) <br> pin175 <br> $\left(V_{D D \_H V \_A}\right)$ | - |
| 176 LQFP | $\begin{aligned} & \text { pin6 } \\ & \left(\mathrm{V}_{\mathrm{DD} \text { _HV_A }}\right) \\ & \text { pin7 } \\ & \left(\mathrm{V}_{\text {SS_HV }}\right) \end{aligned}$ | $\begin{aligned} & \text { pin27 } \\ & \left(\mathrm{V}_{\mathrm{DD}, H V \_A}\right) \\ & \text { pin28 } \\ & \left(\mathrm{V}_{\mathrm{SS}}{ }^{2} \mathrm{HV}\right) \end{aligned}$ | $\begin{aligned} & \hline \text { pin57 } \\ & \left(\mathrm{V}_{\mathrm{SS}} \mathrm{HV}\right) \\ & \text { pin59 } \\ & \left(\mathrm{V}_{\text {DD_HV_A }}\right) \end{aligned}$ | $\begin{aligned} & \text { pin85 } \\ & \left(\mathrm{V}_{\mathrm{DD}} \mathrm{HV} \mathrm{H}\right) \\ & \text { pin86 } \\ & \left(\mathrm{V}_{\mathrm{SS}}\right) \\ & \end{aligned}$ | pin123 <br> (VSS HV) <br> pin124 <br> ( $\mathrm{V}_{\mathrm{DD} \text { _HV_B }}$ ) | pin150 <br> (VSS_HV) <br> pin151 <br> ( $\mathrm{V}_{\mathrm{DD} \text { _HV_A }}$ ) | - | - |

Table 20. I/O consumption

| Symbol |  | C | Parameter | Conditions ${ }^{1,2}$ |  | Value ${ }^{3}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {SWTSLW }}{ }^{4}$ | CC |  | D | Peak I/O current for SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 19.9 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ |  |  |  | - | - | 15.5 | mA |
| $\mathrm{ISWTMED}{ }^{(4)}$ | CC | D | Peak I/O current for MEDIUM configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 28.8 |  |
|  |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 16.3 | mA |
| $\mathrm{I}_{\text {SWTFST }}{ }^{(4)}$ | CC | D | Peak I/O current for FAST configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 113.5 |  |
|  |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 52.1 | mA |
| I RMSSLW | CC | D | Root mean square I/O current for SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 2 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 2.22 | mA |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 4 \mathrm{MHz}$ |  | - | - | 3.13 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 2 \mathrm{MHz}$ |  | - | - | 6.54 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 2 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 1.51 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 4 \mathrm{MHz}$ |  | - | - | 2.14 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 2 \mathrm{MHz}$ |  | - | - | 4.33 |  |
| $\mathrm{I}_{\text {RMSMED }}$ | CC | D | Root mean square I/O current for MEDIUM configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 13 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 6.5 | mA |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 13.32 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 13 \mathrm{MHz}$ |  | - | - | 18.26 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 13 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 4.91 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 8.47 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 13 \mathrm{MHz}$ |  | - | - | 10.94 |  |
| $\mathrm{I}_{\text {RMSFST }}$ | CC | D | Root mean square I/O current for FAST configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 21.05 | mA |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 64 \mathrm{MHz}$ |  | - | - | 33 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 55.77 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 14 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 64 \mathrm{MHz}$ |  | - | - | 20 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 34.89 |  |
| $\mathrm{I}_{\text {AVGSEG }}$ | SR | D | Sum of all the static I/O current within a supply segment | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ |  | - | - | 70 | mA |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ |  | - | - | $65^{4}$ |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2} V_{D D}$ as mentioned in the table is $V_{D D \_H V} A / V_{D D \_H V} B$.
3 All values need to be confirmed during device validation.
4 Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

### 4.7 RESET electrical characteristics

The device implements a dedicated bidirectional $\overline{\text { RESET }}$ pin.


Figure 6. Start-up reset requirements


Figure 7. Noise filtering on reset signal
Table 21. Reset electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SR |  | P | Input High Level CMOS (Schmitt Trigger) | - | $0.65 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.4$ | V |

Table 21. Reset electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IL}}$ | SR |  | P | Input low Level CMOS (Schmitt Trigger) | - | -0.3 | - | $0.35 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | CC | C | Input hysteresis CMOS (Schmitt Trigger) | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | P | Output low level | Push Pull, $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ (recommended) | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  |  |  | $\begin{aligned} & \text { Push Pull, } \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1^{3} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |
|  |  |  |  | Push Pull, $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ (recommended) | - | - | 0.5 |  |
| $\mathrm{T}_{\text {tr }}$ | CC | D | Output transition time output pin ${ }^{4}$ MEDIUM configuration | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | - | - | 10 | ns |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 20 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 40 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 12 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ | - | - | 25 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 40 |  |
| $\mathrm{W}_{\text {FRST }}$ | SR | P | Reset input filtered pulse | - | - | - | 40 | ns |
| $\mathrm{W}_{\text {NFRST }}$ | SR | P | Reset input not filtered pulse | - | 1000 | - | - | ns |
| $\\|_{\text {WPU }}$ | CC | P | Weak pull-up current absolute value | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ | 10 | - | 150 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ | 10 | - | 150 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1^{5}$ | 10 | - | 250 |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2} \mathrm{~V}_{\mathrm{DD}}$ as mentioned in the table is $\mathrm{V}_{\mathrm{DD} \_} \mathrm{HV} \mathrm{V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{DD} \text { _HV_B }}$. All values need to be confirmed during device validation.
${ }^{3}$ This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to the RGM module section of the device Reference Manual).
${ }^{4} \mathrm{C}_{\mathrm{L}}$ includes device and package capacitance ( $\mathrm{C}_{\mathrm{PKG}}<5 \mathrm{pF}$ ).
5 The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### 4.8 Power management electrical characteristics

### 4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply $\mathrm{V}_{\mathrm{DD}} \mathrm{LV}$ from the high voltage supply $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{-}$. The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through VD_HV_A power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
- LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
- LV_CFLA0/CFLA1: Low voltage supply for the two code Flash modules. It is shorted with LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data Flash module. It is shorted with LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.


Figure 8. Voltage regulator capacitance connection
The internal voltage regulator requires external bulk capacitance $\left(\mathrm{C}_{\mathrm{REGn}}\right)$ to be connected to the device to provide a stable low voltage digital supply to the device. Also required for stability is the $\mathrm{C}_{\mathrm{DEC} 2}$ capacitor at ballast collector. This is needed to minimize sharp injection current when ballast is turning ON. Apart from the bulk capacitance, user should connect

EMI/decoupling cap ( $\mathrm{C}_{\text {REGP }}$ ) at each $\mathrm{V}_{\mathrm{DD} \_ \text {LV }} / \mathrm{V}_{\mathrm{SS} \text { _LV }}$ pin pair.

### 4.8.1.1 Recommendations

- The external NPN driver must be BCP68 type.
- $\mathrm{V}_{\mathrm{DD} \_L V}$ should be implemented as a power plane from the emitter of the ballast transistor.
- $10 \mu \mathrm{~F}$ capacitors should be connected to the 4 pins closest to the outside of the package and should be evenly distributed around the package. For BGA packages, the balls should be used are D8, H14, R9, J3-one cap on each side of package.
- There should be a track direct from the capacitor to this pin (pin also connects to $\mathrm{V}_{\mathrm{DD}}$ LV plane). The tracks ESR should be less than $100 \mathrm{~m} \Omega$.
- The remaining $\mathrm{V}_{\mathrm{DD}}$ LV pins (exact number will vary with package) should be decoupled with $0.1 \mu \mathrm{~F}$ caps, connected to the pin as per $10 \mu \mathrm{~F}$.
(see Section 4.4, "Recommended operating conditions").


### 4.8.2 $\quad \mathrm{V}_{\mathrm{DD} \_B V}$ options

- Option 1: $\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}$ shared with $\mathrm{V}_{\mathrm{DD}}$ _HV_A
$\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}$ must be star routed from $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{-}$f from the common source. This is to eliminate ballast noise injection on the MCU.
- Option 2: $\mathrm{V}_{\mathrm{DD}}$ BV independent of the MCU supply
$\mathrm{V}_{\mathrm{DD}} \mathrm{BV}>2.6 \mathrm{~V}$ for correct functionality. The device is not monitoring this supply hence the external component must meet the 2.6 V criteria through external monitoring if required.

Table 22. Voltage regulator electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{C}_{\text {REGn }}$ | SR |  | - | External ballast stability capacitance | - | 40 | - | 60 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {REG }}$ | SR | - | Stability capacitor equivalent serial resistance | - | - | - | 0.2 | $\Omega$ |
| $\mathrm{C}_{\text {REGP }}$ | SR | - | Decoupling capacitance (Close to the pin) | $\mathrm{V}_{\mathrm{DD} \text { _HV_A/HV_B }} / \mathrm{V}_{\text {SS_HV }}$ pair |  | 100 | - | nF |
|  |  |  |  | $\mathrm{V}_{\text {DD_LV }} / \mathrm{V}_{\text {SS_LV }}$ pair |  | 100 | - | nF |
| $\mathrm{C}_{\text {DEC2 }}$ | SR | - | Stability capacitance regulator supply (Close to the ballast collector) | $\mathrm{V}_{\text {DD_HV_A }} / \mathrm{V}_{\text {SS_HV }}$ | 10 | - | 40 | $\mu \mathrm{F}$ |
| $\mathrm{V}_{\text {MREG }}$ | CC | P | Main regulator output voltage | Before trimming | - | 1.32 | - | V |
|  |  |  |  | After trimming | - | 1.28 | - |  |
| $\mathrm{I}_{\text {MREG }}$ | SR | - | Main regulator current provided to $V_{\text {DD_LV }}$ domain | - | - | - | 350 | mA |
| $\mathrm{I}_{\text {MREGINT }}$ | CC | D | Main regulator module current consumption | $\mathrm{I}_{\text {MREG }}=200 \mathrm{~mA}$ | - | - | 2 | mA |
|  |  |  |  | $\mathrm{I}_{\text {MREG }}=0 \mathrm{~mA}$ | - | - | 1 |  |
| V ${ }_{\text {LPREG }}$ | CC | P | Low power regulator output voltage | After trimming | - | 1.23 | - | V |
| ILPREG | SR | - | Low power regulator current provided to $\mathrm{V}_{\text {DD_LV }}$ domain | - | - | - | 50 | mA |

Table 22. Voltage regulator electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| ILPREGINT | CC |  | D | Low power regulator module current consumption | $\begin{aligned} & \mathrm{l}_{\text {LPREG }}=15 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ | - | - | 600 | $\mu \mathrm{A}$ |
|  |  | - | $\begin{aligned} & \mathrm{l}_{\mathrm{LPREG}}=0 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ |  | - | 20 | - |  |  |
| IVREGREF | CC | D | Main LVDs and reference current consumption (low power and main regulator switched off) | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | 2 | - | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {VREDLVD12 }}$ | CC | D | Main LVD current consumption (switch-off during standby) | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | 1 | - | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {DD_HV_A }}$ | CC | D | In-rush current on VD_HV_A $^{3}$ during power-up | - | - | - | $600{ }^{4}$ | mA |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}} \mathrm{HV}_{\text {_ }}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 Assumption is $\mathrm{V}_{\mathrm{DD}}{ }^{\prime} H V_{-} \mathrm{A}$ is now supplying the external ballast. This current is the ballast inrush current.
4 Inrush current is seen more like steps of 600 mA peak. The startup of the regulator happens in steps of 50 mV in $\sim 25$ steps to reach $\sim 1.2 \mathrm{~V} \mathrm{~V}_{\text {DD_LV }}$. Each step peak current is within 600 mA

### 4.8.3 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as four low voltage detectors to monitor the $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{\mathrm{A}}$ and the $\mathrm{V}_{\mathrm{DD}}$ LV voltage while device is supplied:

- POR monitors $\mathrm{V}_{\mathrm{DD}_{-} \mathrm{HV}} \mathrm{A}_{\mathrm{A}}$ during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors $\mathrm{V}_{\mathrm{DD}_{-}} \mathrm{HV}_{-}$A to ensure device is reset below minimum functional supply
- LVDHV5 monitors $\mathrm{V}_{\mathrm{DD}}$ _HV_A when application uses device in the $5.0 \mathrm{~V} \pm 10 \%$ range
- LVDLVCOR monitors power domain No. 1 (PD1)
- LVDLVBKP monitors power domain No. 0 (PD0). VDD_LV is same as PD0 supply.


## NOTE

When enabled, PD2 (RAM retention) is monitored through LVD_DIGBKP.


Figure 9. Low voltage monitor vs. Reset

Table 23. Low voltage monitor electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {PORUP }}$ | SR |  | P | Supply for functional POR module | - | 1.0 | - | 5.5 | V |
| $\mathrm{V}_{\text {PORH }}$ | CC | P | Power-on reset threshold | - | 1.5 | - | 2.6 |  |  |
| $\mathrm{V}_{\text {LVDHV3H }}$ | CC | T | LVDHV3 low voltage detector high threshold | - | 2.7 | - | 2.85 |  |  |
| $\mathrm{V}_{\text {LVDHV3L }}$ | CC | T | LVDHV3 low voltage detector low threshold | - | 2.6 | - | 2.74 |  |  |
| $\mathrm{V}_{\text {LVDHV5 }}$ | CC | T | LVDHV5 low voltage detector high threshold | - | 4.3 | - | 4.5 |  |  |
| $\mathrm{V}_{\text {LVDHV5L }}$ | CC | T | LVDHV5 low voltage detector low threshold | - | 4.2 | - | 4.4 |  |  |
| V ${ }_{\text {LVDLVCORL }}$ | CC | P | LVDLVCOR low voltage detector low threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ after trimming |  | $1.14{ }^{3}$ |  |  |  |
| V LVDLVBKPL | CC | P | LVDLVBKP low voltage detector low threshold |  |  | $1.14{ }^{3}$ |  |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2}$ All values need to be confirmed during device validation.
${ }^{3}$ The min. and max variation across process voltage and temperature will be available after device characterization. Expected to be within 10 mV .

### 4.9 Low voltage domain power consumption

Table 24 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 24. Low voltage power domain electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ ${ }^{2}$ | Max ${ }^{3}$ |  |
| $\mathrm{I}_{\text {DDMAX }}{ }^{4}$ | CC |  | D | RUN mode maximum average current | - |  | - | 210 | $300^{5,6}$ | mA |
| I DDRUN | CC | T | RUN mode typical average current ${ }^{7}$ | at 120 MHz | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | $175^{8,9}$ | $240^{9,10}$ | mA |
|  |  | T |  | at 80 MHz | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $110^{8}$ | $150{ }^{10}$ | mA |
| $\mathrm{I}_{\text {DDHALT }}$ | CC | P | HALT mode current ${ }^{11}$ | - |  | - | 25 | 35 | mA |
| IDDSTOP | CC | P | STOP mode current ${ }^{12}$ | No clocks active | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | $400^{9}$ | $1200^{9,13}$ | $\mu \mathrm{A}$ |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ | - | $10^{9}$ | $30^{9}$ | mA |
| IDDSTDBY3 (96 KB RAM retained) | CC | P | STANDBY3 mode current ${ }^{14}$ | No clocks active | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 60 | 175 | $\mu \mathrm{A}$ |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ | - | 1000 | 3000 | $\mu \mathrm{A}$ |
| IDDSTDBY2 (64 KB RAM retained) | CC | P | STANDBY2 mode current ${ }^{15}$ | No clocks active | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 45 | 135 | $\mu \mathrm{A}$ |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ | - | 800 | 2000 | $\mu \mathrm{A}$ |
| IDDSTDBY1 (8 KB RAM retained) | CC | T | STANDBY1 mode current ${ }^{16}$ | No clocks active | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 25 | 75 | $\mu \mathrm{A}$ |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ | - | 500 | 1000 | $\mu \mathrm{A}$ |
| Adders in LP mode | CC | T | 32 kHz OSC | - | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | 4-40 MHz OSC | - | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 3 | mA |
|  |  |  | 16 MHz IRC | - | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 500 | $\mu \mathrm{A}$ |
|  |  |  | 128 kHz IRC | - | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 5 | $\mu \mathrm{A}$ |

$1 \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified All temperatures are based on an ambient temperature.
2 Target typical current consumption for the following typical operating conditions and configuration. Process = typical, Voltage $=1.2 \mathrm{~V}$.
3 Target maximum current consumption for mode observed under typical operating conditions. Process = Fast, Voltage $=1.32 \mathrm{~V}$.
4 Running consumption is given on voltage regulator supply ( $\mathrm{V}_{\text {DDREG }}$ ). It does not include consumption linked to $\mathrm{I} / \mathrm{Os}$ toggling. This value is highly dependent on the application. The given value is thought to be a worst case value with all cores and peripherals running, and code fetched from code flash while modify operation on-going on data flash. It is to be noticed that this value can be significantly reduced by application: switch-off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
5 Higher current may sunk by device during power-up and standby exit. Please refer to in rush current in Table 22.
6 Maximum "allowed" current is package dependent.
7 Only for the "P" classification: Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled. RUN current measured with typical application with accesses on both code flash and RAM.
8 Subject to change, Configuration: $1 \times \mathrm{e} 200 \mathrm{z} 4 \mathrm{~d}+4 \mathrm{kbit} / \mathrm{s}$ Cache, $1 \times \mathrm{eDMA}(32 \mathrm{ch}), 4 \times$ FlexCAN $(2 \times 500 \mathrm{kbit} / \mathrm{s}$, $2 \times 125 \mathrm{kbit} / \mathrm{s}), 10 \times \mathrm{LINFlexD}(20 \mathrm{kbit} / \mathrm{s}), 8 \times \mathrm{DSPI}(4 \times 2 \mathrm{Mbit} / \mathrm{s}, 3 \times 4 \mathrm{Mbit} / \mathrm{s}, 1 \times 10 \mathrm{Mbit} / \mathrm{s}), 40 \times \mathrm{PWM}(200 \mathrm{~Hz})$, $40 \times$ ADC Input, $1 \times$ CTU ( 40 ch .), $1 \times$ FlexRay ( $2 \mathrm{ch} ., 10 \mathrm{Mbit} / \mathrm{s}$ ), $1 \times$ RTC, $4 \times$ PIT, $1 \times$ SWT, $1 \times$ STM. Ethernet and e200zOh disabled. Also reduced timed I/O channels for smaller packages. RUN current measured with typical application with accesses on both code flash and RAM.

9 This value is obtained from limited sample set
${ }^{10}$ Subject to change, Configuration: $1 \times \mathrm{e} 200 \mathrm{z} 4 \mathrm{~d}+4 \mathrm{kbit} / \mathrm{s}$ Cache, $1 \times \mathrm{e} 200 \mathrm{zOh}(1 / 2$ system frequency), CSE, $1 \times \mathrm{eDMA}(10 \mathrm{ch}),. 6 \times$ FlexCAN $(4 \times 500 \mathrm{kbit} / \mathrm{s}, 2 \times 125 \mathrm{kbit} / \mathrm{s}), 4 \times \mathrm{LINFlexD}(20 \mathrm{kbit} / \mathrm{s}), 6 \times \mathrm{DSPI}(2 \times 2 \mathrm{Mbit} / \mathrm{s}$, $3 \times 4 \mathrm{Mbit} / \mathrm{s}, 1 \times 10 \mathrm{Mbit} / \mathrm{s}), 16 \times$ Timed I/O, $16 \times$ ADC Input, $1 \times$ FlexRay ( $2 \mathrm{ch} ., 10 \mathrm{Mbit} / \mathrm{s}$ ), $1 \times$ FEC ( $100 \mathrm{Mbit} / \mathrm{s}$ ), $1 \times$ RTC, $4 \times$ PIT, $1 \times$ SWT, $1 \times$ STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash and RAM.
${ }^{11}$ Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN: instances: $0,1,2$ ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz , instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication, instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
${ }^{12}$ Only for the "P" classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All possible peripherals off and clock gated. Flash in power down mode.
${ }^{13}$ This current is the maximum value at room temperature for any sample. The condition is same as note 11.
${ }^{14}$ Only for the "P" classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
${ }^{15}$ Only for the "P" classification: LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all possible modules switched-off.
${ }^{16}$ LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF.

### 4.10 Flash memory electrical characteristics

### 4.10.1 Program/Erase characteristics

Table 25 shows the code flash memory program and erase characteristics.
Table 25. Code flash memory—Program and erase specifications

| Symbol |  | C | Parameter | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{1}$ | Initial $\max ^{2}$ | Max ${ }^{3}$ |  |
| $\mathrm{T}_{\text {dwprogram }}$ | CC | C | Double word (64 bits) program time ${ }^{4}$ | - | 18 | 50 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{16 \mathrm{Kpperase}}$ |  |  | 16 KB block pre-program and erase time | - | 200 | 500 | 5000 | ms |
| $\mathrm{T}_{32 \mathrm{Kpperase}}$ |  |  | 32 KB block pre-program and erase time | - | 300 | 600 | 5000 | ms |
| $\mathrm{T}_{128 \mathrm{Kpperase}}$ |  |  | 128 KB block pre-program and erase time | - | 600 | 1300 | 5000 | ms |
| $\mathrm{T}_{\text {eslat }}$ |  | D | Erase Suspend Latency | - | - | 30 | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ESRT }}$ |  | C | Erase Suspend Request Rate | 20 | - | - | - | ms |
| $t_{\text {PABT }}$ |  | D | Program Abort Latency | - | - | 10 | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EAPT }}$ |  | D | Erase Abort Latency | - | - | 30 | 30 | $\mu \mathrm{s}$ |

[^2]Table 26 shows the data flash memory program and erase characteristics.
Table 26. Data flash memory-Program and erase specifications

| Symbol | C |  | Parameter | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{1}$ | Initial $\max ^{2}$ | Max ${ }^{3}$ |  |
| $\mathrm{T}_{\text {wprogram }}$ | C | C |  | Word (32 bits) program time ${ }^{4}$ | - | 30 | 70 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{16 \mathrm{Kpperase}}$ |  |  | 16 KB block pre-program and erase time | - | 700 | 800 | 5000 | ms |
| Teslat |  |  | Erase Suspend Latency | - | - | 30 | 30 | $\mu \mathrm{s}$ |
| $t_{\text {ESRT }}$ |  | C | Erase Suspend Request Rate | 10 | - | - | - | ms |
| $\mathrm{t}_{\text {PABT }}$ |  | D | Program Abort Latency | - | - | 12 | 12 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {EAPT }}$ |  | D | Erase Abort Latency | - | - | 30 | 30 | $\mu \mathrm{s}$ |

1 Typical program and erase times assume nominal supply values and operation at $25^{\circ} \mathrm{C}$. All times are subject to change pending device characterization.
2 Initial factory condition: < 100 program/erase cycles, $25^{\circ} \mathrm{C}$, typical supply voltage.
3 The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4 Actual hardware programming times. This does not include software overhead.

Table 27. Flash memory module life

| Symbol |  | C | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ |  |
| P/E | CC |  | C | Number of program/erase cycles per block for 16 Kbyte blocks over the operating temperature range ( $\mathrm{T}_{\mathrm{J}}$ ) | - | 100,000 | 100,000 | cycles |
|  |  | Number of program/erase cycles per block for 32 Kbyte blocks over the operating temperature range $\left(\mathrm{T}_{\mathrm{J}}\right)$ |  | - | 10,000 | 100,000 | cycles |
|  |  | Number of program/erase cycles per block for 128 Kbyte blocks over the operating temperature range $\left(\mathrm{T}_{\mathrm{J}}\right)$ |  | - | 1,000 | 100,000 | cycles |
| Retention | CC | C | Minimum data retention at $85^{\circ} \mathrm{C}$ average ambient temperature ${ }^{1}$ | Blocks with 0-1,000 P/E cycles | 20 | - | years |
|  |  |  |  | Blocks with 10,000 P/E cycles | 10 | - | years |
|  |  |  |  | Blocks with 100,000 P/E cycles | 5 | - | years |

1 Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 28. Flash memory read access timing

| Symbol |  | C | Parameter | Con | tions ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Code flash |  | Data flash |  |  |
| $\mathrm{f}_{\text {READ }}$ | CC |  | P | Maximum frequency for Flash reading | 5 wait states | 13 wait states | $120+2 \%$ | MHz |
|  |  | C | 3 wait state |  | 9 wait state | $80+2 \%$ |  |  |
|  |  | D | 3 wait states ${ }^{2}$ |  | - | $64+2 \%$ |  |  |
|  |  | C | - |  | 7 wait states |  |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 Wait states are subject to change per device characterization.

### 4.10.2 Flash memory power supply DC characteristics

Table 29 shows the flash memory power supply DC characteristics on external supply.
Table 29. Flash memory power supply DC electrical characteristics

| Symbol |  | Parameter | Conditions ${ }^{1}$ |  | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {CFREAD }}{ }^{3}$ | CC |  | Sum of the current consumption on $V_{\text {DD_HV_A }}$ on read access | Flash memory module read $\mathrm{f}_{\mathrm{CPU}}=120 \mathrm{MHz}+2 \%^{4}$ | Code flash memory |  |  | 33 | mA |
| $\mathrm{I}_{\text {DFREAD }}{ }^{(3)}$ |  | Data flash memory |  |  |  |  | 13 |  |  |
| $\mathrm{ICFMOD}^{(3)}$ | CC | Sum of the current consumption on $\mathrm{V}_{\text {DD_HV_A }}$ (program/erase) | Program/Erase on-going while reading flash memory registers$\mathrm{f}_{\mathrm{CPU}}=120 \mathrm{MHz}+2 \%^{(4)}$ | Code flash memory |  |  | 52 | mA |  |
| $\mathrm{I}_{\text {DFMOD }}{ }^{(3)}$ |  |  |  | Data flash memory |  |  | 13 |  |  |
| $\mathrm{I}_{\text {CFLPW }}{ }^{(3)}$ | CC | Sum of the current consumption on $\mathrm{V}_{\mathrm{DD} \_\mathrm{HV} \text { _A }}$ during flash memory low power mode |  | Code flash memory |  |  | 1.1 | mA |  |
| $\mathrm{I}_{\text {CFPWD }}{ }^{(3)}$ | CC | Sum of the current consumption on $\mathrm{V}_{\text {DD_HV_A }}$ during flash memory power down mode |  | Code flash memory |  |  | 150 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {DFPWD }}{ }^{(3)}$ |  |  |  | Data flash memory |  |  | 150 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 Data based on characterization results, not tested in production.
$4 \mathrm{f}_{\mathrm{CPU}} 120 \mathrm{MHz}+2 \%$ can be achieved over full temperature $125^{\circ} \mathrm{C}$ ambient, $150^{\circ} \mathrm{C}$ junction temperature.

### 4.10.3 Flash memory start-up/switch-off timings

## Table 30. Start-up time/Switch-off time

| Symbol |  | C | Parameter |  | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| T FLARSTEXIT | CC |  | D | Delay for flash memory module to exit reset mode |  | Code flash memory | - | - | - | 125 | $\mu \mathrm{s}$ |
|  |  | Data flash memory |  |  | - | - |  |  |  |  |
| T ${ }_{\text {FLALPEXIT }}$ | CC | T | Delay for flash memory module to exit low-power mode | Code flash memory | - | - | - | 0.5 |  |  |  |
| T FLAPDEXIT | CC | T | Delay for flash memory module to exit power-down mode | Code flash memory | - | - | - | 30 |  |  |  |
|  |  |  |  | Data flash memory |  | - | - |  |  |  |  |
| T ${ }_{\text {FLALPENTRY }}$ | CC | T | Delay for flash memory module to enter low-power mode | Code flash memory | - | - | - | 0.5 |  |  |  |

${ }^{1} V_{D D}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.

### 4.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 4.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and pre-qualification tests in relation with the EMC level requested for the application.

- Software recommendations - The software flowchart must include the management of runaway conditions such as:
- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers)
- Pre-qualification trials - Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.
To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.


### 4.11.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Table 31. EMI radiated emission measurement ${ }^{1,2}$

| Symbol |  | C | Parameter | Conditions |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| - | SR |  |  | Scan range | - |  | 0.150 |  | 1000 | MHz |
| $\mathrm{f}_{\mathrm{CPU}}$ | SR |  | Operating frequency | - |  | - | 120 | - | MHz |
| $\mathrm{V}_{\text {DD_LV }}$ | SR |  | LV operating voltages |  |  | - | 1.28 | - | V |
| $\mathrm{S}_{\text {EMI }}$ | CC | T | Peak level | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> LQFP176 package <br> Test conforming to IEC 61967-2, $\mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz} / \mathrm{f}_{\mathrm{CPU}}=120 \mathrm{MHz}$ | No PLL frequency modulation $\pm 2 \%$ PLL frequency modulation | - | - | 18 | $\mathrm{dB} \mu \mathrm{V}^{\mathrm{dB} \mu \mathrm{V}}$ |

1 EMI testing and I/O port waveforms per IEC 61967-1, -2, -4.
2 For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.
3 All values need to be confirmed during device validation.

### 4.11.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

### 4.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device ( 3 parts $\times(\mathrm{n}+1)$ supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Table 32. ESD absolute maximum ratings ${ }^{1,2}$

| Symbol | Ratings | Conditions | Class | Max value ${ }^{\mathbf{3}}$ | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge voltage <br> (Human Body Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-002 | H 1 C | 2000 | V |
| $\mathrm{~V}_{\text {ESD(MM) }}$ | Electrostatic discharge voltage <br> (Machine Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-003 | M 2 | 200 |  |
| $\mathrm{~V}_{\text {ESD(CDM) }}$ | Electrostatic discharge voltage <br> (Charged Device Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-011 | C 3 A | 500 |  |
|  |  | 750 (corners) |  |  |  |

1 All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
3 Data based on characterization results, not tested in production.

### 4.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply over-voltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.
Table 33. Latch-up results

| Symbol | Parameter | Conditions | Class |
| :---: | :--- | :--- | :---: |
| LU | Static latch-up class | $T_{A}=125^{\circ} \mathrm{C}$ <br> conforming to JESD 78 | II level A |

### 4.12 Fast external crystal oscillator (4-40 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 10 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.
Table 34 provides the parameter description of 4 MHz to 40 MHz crystals used for the design simulations.


Figure 10. Crystal oscillator and resonator connection scheme

## NOTE

XTAL/EXTAL must not be directly used to drive external circuits.

Table 34. Crystal description

| Nominal frequency (MHz) | NDK crystal reference | Crystal equivalent series resistance ESR $\Omega$ | Crystal motional capacitance ( $C_{m}$ ) fF | Crystal motional inductance $\left(L_{m}\right) \mathrm{mH}$ | Load on xtalin/xtalout $\begin{gathered} C 1=C 2 \\ (\mathrm{pF})^{1} \end{gathered}$ | Shunt capacitance between xtalout and xtalin $\mathrm{CO}^{2}$ (pF) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | NX8045GB | 300 | 2.68 | 591.0 | 21 | 2.93 |
| 8 | NX5032GA | 300 | 2.46 | 160.7 | 17 | 3.01 |
| 10 |  | 150 | 2.93 | 86.6 | 15 | 2.91 |
| 12 |  | 120 | 3.11 | 56.5 | 15 | 2.93 |
| 16 |  | 120 | 3.90 | 25.3 | 10 | 3.00 |
| 40 | NX5032GA | 50 | 6.18 | 2.56 | 8 | 3.49 |

1 The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.
2 The value of CO specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).


Figure 11. Fast external crystal oscillator ( $\mathbf{4}$ to $\mathbf{4 0} \mathbf{~ M H z}$ ) electrical characteristics
Table 35. Fast external crystal oscillator ( $\mathbf{4}$ to $\mathbf{4 0} \mathbf{M H z}$ ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {FXOSC }}$ | SR |  | - | Fast external crystal oscillator frequency | - | 4.0 | - | 40.0 | MHz |
| gmFXOSC | CC | C | Fast external crystal oscillator transconductance | $V_{D D}=3.3 V \pm 10 \%$ | 8.699 | 13.159 | 15.846 | $\mathrm{mA} / \mathrm{V}$ |
|  |  |  |  | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ | 9.440 | 13.159 | 16.859 |  |

MPC5646C Microcontroller Data Sheet, Rev. 3

Table 35. Fast external crystal oscillator ( $\mathbf{4}$ to $\mathbf{4 0} \mathrm{MHz}$ ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {FXOSC }}$ | CC |  | T | Oscillation amplitude at EXTAL | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz} \\ & \text { For both } \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm \\ & 10 \%, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm \\ & 10 \% \end{aligned}$ | - | 0.95 | - | V |
| $\mathrm{V}_{\text {FXOSCOP }}$ | CC | P | Oscillation operating point | - | - | 1.8 |  | V |
| $\mathrm{I}_{\text {FXOSC }}{ }^{\text {, }}$ | CC | T | Fast external crystal oscillator consumption | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz} \end{aligned}$ | - | 2 | 2.2 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz} \end{aligned}$ | - | 2.3 | 2.5 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{OSC}}=16 \mathrm{MHz} \end{aligned}$ | - | 1.3 | 1.5 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{OSC}}=16 \mathrm{MHz} \end{aligned}$ | - | 1.6 | 1.8 |  |
| T ${ }_{\text {FXOSCSU }}$ | CC | T | Fast external crystal oscillator start-up time | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=40 \mathrm{MHz} \\ & \text { For both } \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm \\ & 10 \%, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm \\ & 10 \% \end{aligned}$ | - | - | 5 | ms |
| $\mathrm{V}_{\mathrm{IH}}$ | SR | P | Input high level CMOS <br> (Schmitt Trigger) | Oscillator bypass mode | $0.65 \mathrm{~V}_{\text {DD_HV_A }}$ | - | $\mathrm{V}_{\text {DD_HV_A }}+0.4$ | V |
| VIL | SR | P | Input low level CMOS (Schmitt Trigger) | Oscillator bypass mode | -0.3 | - | $0.35 \mathrm{~V}_{\text {DD_HV_A }}$ | V |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).

### 4.13 Slow external crystal oscillator ( 32 kHz ) electrical characteristics

The device provides a low power oscillator/resonator driver.


Figure 12. Crystal oscillator and resonator connection scheme NOTE
OSC32K_XTAL/OSC32K_EXTAL must not be directly used to drive external circuits.


Figure 13. Equivalent circuit of a quartz crystal
Table 36. Crystal motional characteristics ${ }^{1}$

| Symbol | Parameter | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{L}_{\mathrm{m}}$ | Motional inductance | - | - | 11.796 | - | KH |
| $\mathrm{C}_{\mathrm{m}}$ | Motional capacitance | - | - | 2 | - | fF |
| C1/C2 | Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ${ }^{2}$ | - | 18 | - | 28 | pF |
| $\mathrm{Rm}^{3}$ | Motional resistance | AC coupled @ C0 = 2.85 $\mathrm{pF}^{4}$ | - | - | 65 | k $\Omega$ |
|  |  | AC coupled @ C0 $=4.9 \mathrm{pF}^{(4)}$ | - | - | 50 |  |
|  |  | AC coupled @ C0 $=7.0 \mathrm{pF}^{(4)}$ | - | - | 35 |  |
|  |  | AC coupled @ C0 = 9.0 $\mathrm{pF}^{(4)}$ | - | - | 30 |  |

1 The crystal used is Epson Toyocom MC306.
2 This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
${ }^{3}$ Maximum ESR ( $\mathrm{R}_{\mathrm{m}}$ ) of the crystal is $50 \mathrm{k} \Omega$.
4 CO Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.


Figure 14. Slow external crystal oscillator ( 32 kHz ) electrical characteristics
Table 37. Slow external crystal oscillator ( 32 kHz ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {SxOSc }}$ | SR |  | - | Slow external crystal oscillator frequency | - | 32 | 32.768 | 40 | kHz |
| gmsxOSC | CC | - | Slow external crystal oscillator transconductance | $V_{\text {DD }}=3.3 \mathrm{~V} \pm 10 \%$, | 17.45 | - | 28.23 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | 17.79 | - | 29.91 |  |
| $\mathrm{V}_{\text {SXOSC }}$ | CC | T | Oscillation amplitude | - | 1.2 | 1.4 | 1.7 | V |
| $\mathrm{I}_{\text {Sxoscbias }}$ | CC | T | Oscillation bias current | - | 1.2 | - | 4.4 | $\mu \mathrm{A}$ |
| Isxosc | CC | T | Slow external crystal oscillator consumption | - | - | - | 7 | $\mu \mathrm{A}$ |
| Tsxoscsu | CC | T | Slow external crystal oscillator start-up time | - | - | - | $2^{3}$ | S |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

### 4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Table 38. FMPLL electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {PLLIN }}$ | SR |  | - | FMPLL reference clock ${ }^{3}$ | - | 4 | - | 64 | MHz |
| $\Delta_{\text {PLLIN }}$ | SR | - | FMPLL reference clock duty cycle ${ }^{(3)}$ | - | 40 | - | 60 | \% |
| $\mathrm{f}_{\text {PLLOUT }}$ | CC | P | FMPLL output clock frequency | - | 16 | - | 120 | MHz |
| $\mathrm{f}_{\mathrm{CPU}}$ | SR | - | System clock frequency | - | - | - | $120+2 \%^{4}$ | MHz |
| $\mathrm{f}_{\text {FREE }}$ | CC | P | Free-running frequency | - | 20 | - | 150 | MHz |
| t LOCK | CC | P | FMPLL lock time | Stable oscillator ( $\mathrm{f}_{\mathrm{PLLIN}}=16$ MHz) |  | 40 | 100 | $\mu \mathrm{s}$ |
| $\Delta \mathrm{t}_{\text {LTJIT }}$ | CC | - | FMPLL long term jitter | $\mathrm{f}_{\text {PLLIN }}=40 \mathrm{MHz}$ (resonator), <br> fpllclk @ $120 \mathrm{MHz}, 4000$ cycles | - | - | $\begin{gathered} 6 \\ \text { (for }<1 \mathrm{ppm} \text { ) } \end{gathered}$ | ns |
| $\mathrm{I}_{\text {PLL }}$ | CC | C | FMPLL consumption | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 3 | mA |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify $f_{\text {PLLIN }}$ and $\Delta_{\text {PLLIN }}$.
$4 \mathrm{f}_{\mathrm{CPU}} 120+2 \% \mathrm{MHz}$ can be achieved at $125^{\circ} \mathrm{C}$.

### 4.15 Fast internal RC oscillator ( 16 MHz ) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Table 39. Fast internal RC oscillator ( 16 MHz ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {FIRC }}$ | CC |  | P | Fast internal RC oscillator high frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | 16 | - | MHz |
|  | SR | — | - |  | 12 |  | 20 |  |  |
| $\mathrm{I}_{\text {FIRCRUN }}{ }^{3}$, | CC | T | Fast internal RC oscillator high frequency current in running mode | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | - | 200 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {FIRCPWD }}$ | CC | D | Fast internal RC oscillator high | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 100 | nA |  |
|  |  | D | frequency current in power down mode | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | - | 200 | nA |  |
|  |  | D |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | - | 1 | $\mu \mathrm{A}$ |  |

Table 39. Fast internal RC oscillator ( 16 MHz ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {FIRCSTOP }}$ | CC |  | T | Fast internal RC oscillator high | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | sysclk $=0$ off | - | 500 | - | $\mu \mathrm{A}$ |
|  |  | frequency and system clock current in stop mode |  | sysclk $=2 \mathrm{MHz}$ |  | - | 600 | - |  |  |
|  |  |  |  | sysclk $=4 \mathrm{MHz}$ |  | - | 700 | - |  |  |
|  |  |  |  | sysclk $=8 \mathrm{MHz}$ |  | - | 900 | - |  |  |
|  |  |  |  | sysclk $=16 \mathrm{MHz}$ |  | - | 1250 | - |  |  |
| T FIRCSU | CC | C | Fast internal RC oscillator start-up time | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | - | - | 2.0 | $\mu \mathrm{s}$ |  |
|  |  | - |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | - | - | 5 |  |  |
|  |  | - |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | - | - | 2.0 |  |  |
|  |  | - |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | - | - | 5 |  |  |
| $\Delta_{\text {FIRCPRE }}$ | CC | C | Fast internal RC oscillator precision after software trimming of $\mathrm{f}_{\text {FIRC }}$ |  | $=25^{\circ} \mathrm{C}$ | -1 | - | +1 | \% |  |
| $\Delta_{\text {FIRCTRIM }}$ | CC | C | Fast internal RC oscillator trimming step |  | $=25^{\circ} \mathrm{C}$ | - | 1.6 |  | \% |  |
| $\Delta_{\text {FIRCVAR }}$ | CC | C | Fast internal RC oscillator variation over temperature and supply with respect to $\mathrm{f}_{\text {FIRC }}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ in high-frequency configuration |  | - | -5 | - | +5 | \% |  |

$1 \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

### 4.16 Slow internal RC oscillator ( 128 kHz ) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.
Table 40. Slow internal RC oscillator ( 128 kHz ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {SIRC }}$ | CC |  | P | Slow internal RC oscillator low frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | 128 | - | kHz |
|  | SR | - | - |  | 100 | - | 150 |  |  |
| $\mathrm{I}_{\text {SIRC }}{ }^{3,}$ | CC | C | Slow internal RC oscillator low frequency current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | - | 5 | $\mu \mathrm{A}$ |  |
| T SIRCSU | CC | P | Slow internal RC oscillator start-up time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | - | 8 | 12 | $\mu \mathrm{s}$ |  |

Table 40. Slow internal RC oscillator ( $\mathbf{1 2 8} \mathbf{k H z}$ ) electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\Delta$ SIRCPRE | CC |  | C | Slow internal RC oscillator precision after software trimming of $\mathrm{f}_{\text {SIRC }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -2 | - | +2 | \% |
| $\Delta_{\text {SIRCTRIM }}$ | CC | C | Slow internal RC oscillator trimming step | - | - | 2.7 | - |  |
| $\Delta_{\text {SIRCVAR }}$ | CC | C | Slow internal RC oscillator variation in temperature and supply with respect to $\mathrm{f}_{\text {SIRC }}$ at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ in high frequency configuration | High frequency configuration | -10 | - | +10 | \% |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 All values need to be confirmed during device validation.
3 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

### 4.17 ADC electrical characteristics

### 4.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).

## NOTE

Due to ADC limitations, the two ADCs cannot sample a shared channel at the same time i.e., their sampling windows cannot overlap if a shared channel is selected. If this is done, neither of the ADCs can guarantee their conversion accuracies.


Figure 15. ADC_0 characteristic and error definitions

### 4.17.1.1 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.
To preserve the accuracy of the $\mathrm{A} / \mathrm{D}$ converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.
A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: $\mathrm{C}_{\mathrm{S}}$ being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC , it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz , with $\mathrm{C}_{\mathrm{S}}$ equal to 3 pF , a resistance of $330 \mathrm{k} \Omega$ is obtained $\left(\mathrm{R}_{\mathrm{EQ}}\right.$ $=1 /\left(\mathrm{fc} \times \mathrm{C}_{\mathrm{S}}\right)$, where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on $C_{S}$ ) and the sum of $R_{S}+R_{F}+R_{L}+R_{S W}+R_{A D}$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$
V_{A} \bullet \frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}}{\mathrm{R}_{\mathrm{EQ}}}<\frac{1}{2} \mathrm{LSB}
$$

Equation 4 generates a constraint for external network design, in particular on resistive path. Internal switch resistances $\left(\mathrm{R}_{\mathrm{SW}}\right.$ and $\mathrm{R}_{\mathrm{AD}}$ ) can be neglected with respect to external resistances.


Figure 16. Input equivalent circuit (precise channels)


Figure 17. Input equivalent circuit (extended channels)

MPC5646C Microcontroller Data Sheet, Rev. 3

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances $\mathrm{C}_{\mathrm{F}}, \mathrm{C}_{\mathrm{P} 1}$ and $\mathrm{C}_{\mathrm{P} 2}$ are initially charged at the source voltage $\mathrm{V}_{\mathrm{A}}$ (refer to the equivalent circuit reported in Figure 16): A charge sharing phenomenon is installed when the sampling phase is started ( $\mathrm{A} / \mathrm{D}$ switch close).


Figure 18. Transient behavior during sampling phase
In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance $C_{P 1}$ and $C_{P 2}$ to the sampling capacitance $C_{S}$ occurs $\left(C_{S}\right.$ is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which $C_{P 2}$ is reported in parallel to $C_{P 1}\left(\right.$ call $C_{P}=C_{P 1}+C_{P 2}$ ), the two capacitances $C_{P}$ and $C_{S}$ are in series, and the time constant is

Eqn. 5

Equation 5 can again be simplified considering only $\mathrm{C}_{\mathrm{S}}$ as an additional worst condition. In reality, the transient is faster, but the $\mathrm{A} / \mathrm{D}$ converter circuitry has been designed to be robust also in the very worst case: the sampling time $\mathrm{T}_{\mathrm{S}}$ is always much longer than the internal time constant:

Eqn. 6

$$
\tau_{1}<\left(\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}\right) \cdot \mathrm{C}_{\mathrm{S}} « T_{S}
$$

The charge of $C_{P 1}$ and $C_{P 2}$ is redistributed also on $C_{S}$, determining a new value of the voltage $V_{A 1}$ on the capacitance according to Equation 7:

$$
\tau_{1}=\left(\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}\right) \cdot \frac{\mathrm{C}_{\mathrm{P}} \bullet \mathrm{C}_{\mathrm{S}}}{\mathrm{C}_{\mathrm{P}}+\mathrm{C}_{\mathrm{S}}}
$$

Eqn. 7

$$
\mathrm{V}_{\mathrm{A} 1} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)=\mathrm{V}_{\mathrm{A}} \cdot\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

2. A second charge transfer involves also $\mathrm{C}_{\mathrm{F}}$ (that is typically bigger than the on-chip capacitance) through the resistance $\mathrm{R}_{\mathrm{L}}$ : again considering the worst case in which $\mathrm{C}_{\mathrm{P} 2}$ and $\mathrm{C}_{\mathrm{S}}$ were in parallel to $\mathrm{C}_{\mathrm{P} 1}$ (since the time constant in reality would be faster), the time constant is:

Eqn. 8

$$
\tau_{2}<\mathrm{R}_{\mathrm{L}} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time $\mathrm{T}_{\mathrm{S}}$, a constraints on $\mathrm{R}_{\mathrm{L}}$ sizing is obtained:

$$
10 \bullet \tau_{2}=10 \bullet R_{L} \bullet\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)<\mathrm{T}_{\mathrm{S}}
$$

Of course, $\mathrm{R}_{\mathrm{L}}$ shall be sized also according to the current limitation constraints, in combination with $\mathrm{R}_{\mathrm{S}}$ (source impedance) and $R_{F}$ (filter resistance). Being $C_{F}$ definitively bigger than $C_{P 1}, C_{P 2}$ and $C_{S}$, then the final voltage $V_{A 2}$ (at the end of the charge transfer transient) will be much higher than $\mathrm{V}_{\mathrm{A} 1}$. Equation 10 must be respected (charge balance assuming now $\mathrm{C}_{\mathrm{S}}$ already charged at $\mathrm{V}_{\mathrm{A} 1}$ ):

Eqn. 10

$$
\mathrm{V}_{\mathrm{A} 2} \bullet\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}\right)=\mathrm{V}_{\mathrm{A}} \bullet \mathrm{C}_{\mathrm{F}}+\mathrm{V}_{\mathrm{A} 1} \bullet\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{S}}\right)
$$

The two transients above are not influenced by the voltage source that, due to the presence of the $\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}$ filter, is not able to provide the extra charge to compensate the voltage drop on $C_{S}$ with respect to the ideal source $V_{A}$; the time constant $R_{F} C_{F}$ of the filter is very high with respect to the sampling time $\left(\mathrm{T}_{\mathrm{S}}\right)$. The filter is typically designed to act as anti-aliasing.


Figure 19. Spectral representation of input signal
Calling $f_{0}$ the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, $\mathrm{f}_{\mathrm{F}}$ ), according to the Nyquist theorem the conversion rate $\mathrm{f}_{\mathrm{C}}$ must be at least $2 \mathrm{f}_{0}$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period $\left(\mathrm{T}_{\mathrm{C}}\right)$. Again the conversion period $\mathrm{T}_{\mathrm{C}}$ is longer than the sampling time $\mathrm{T}_{\mathrm{S}}$, which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}$ is definitively much higher than the sampling time $\mathrm{T}_{\mathrm{S}}$, so the charge level on $\mathrm{C}_{\mathrm{S}}$ cannot be modified by the analog signal source during the time in which the sampling switch is closed.
The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on $\mathrm{C}_{\mathrm{S}}$; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on $\mathrm{C}_{\mathrm{S}}$ :

Eqn. 11

$$
\frac{\mathrm{v}_{\mathrm{A}}}{\mathrm{v}_{\mathrm{A} 2}}=\frac{\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}}{\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}+\mathrm{C}_{\mathrm{S}}}
$$

From this formula, in the worst case (when $\mathrm{V}_{\mathrm{A}}$ is maximum, that is for instance 5 V ), assuming to accept a maximum error of half a count, a constraint is evident on $C_{F}$ value:

$$
\begin{aligned}
\text { ADC_0 } & (10-\text { bit }) \\
\mathrm{C}_{\mathrm{F}} & >2048 \cdot \mathrm{C}_{\mathrm{S}}
\end{aligned}
$$

ADC_1 (12-bit)
Eqn. 13

### 4.17.1.2 ADC electrical characteristics

## Table 41. ADC input leakage current

| Symbol |  | c | Parameter | Conditions |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| ${ }^{\text {LKG }}$ | CC |  | C | Input leakage current | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | No current injection on adjacent pin | - | 1 | - | nA |
|  |  | C | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - |  | 1 | - |  |  |
|  |  | C | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  | - |  | 8 | 200 |  |  |
|  |  | P | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | - |  | 45 | 400 |  |  |

## NOTE

All ADC conversion characteristics described in the table below are applicable only for the precision channels. The data for semi-precision and extended channels is awaited and same will be subsequently updated in later revs.

Table 42. ADC conversion characteristics (10-bit ADC_0)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| V SS_ADCO | SR |  | - | Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ HV) ${ }^{2}$ | - | -0.1 | - | 0.1 | V |
| $\mathrm{V}_{\text {DD_ADCO }}$ | SR | - | Voltage on VDD_HV_ADC0 pin (ADC_0 reference) with respect to ground ( $\mathrm{V}_{\text {SS_HV }}$ ) | - | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ | - | $\mathrm{V}_{\text {DD_HV_A }}+0.1$ | V |
| $\mathrm{V}_{\text {AIN }}$ | SR | - | Analog input voltage ${ }^{3}$ | - | $\mathrm{V}_{\text {SS_ADCO }}-0.1$ | - | $\mathrm{V}_{\mathrm{DD} \text { _ADCO }}+0.1$ | V |
| $\mathrm{f}_{\text {ADCO }}$ | SR | - | ADC_0 analog frequency | - | 6 | - | $32+2 \%$ | MHz |
| $\mathrm{t}_{\text {ADCO_PU }}$ | SR | - | ADC_0 power up delay | - | - | - | 1.5 | $\mu \mathrm{s}$ |

Table 42. ADC conversion characteristics (10-bit ADC_0) (continued)


[^3]${ }^{3} \mathrm{~V}_{\text {AINx }}$ may exceed $\mathrm{V}_{\text {SS_ADCO }}$ and $\mathrm{V}_{\text {DD_ADCO }}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to $0 \times 000$ or $0 \times 3 F F$.
4 During the sample time the input capacitance $\mathrm{C}_{S}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\text {ADCO_s }}$. After the end of the sample time $t_{\text {ADCO_s }}$, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock $\mathrm{t}_{\text {ADCO_S }}$ depend on programming.
5 Conversion time $=$ Bit evaluation time + Sampling time +1 Clock cycle delay.
6 Refer to ADC conversion table for detailed calculations.
7 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.


Figure 20. ADC_1 characteristic and error definitions

## NOTE

All ADC conversion characteristics described in the table below are applicable only for the precision channels. The data for semi-precision and extended channels is awaited and same will be subsequently updated in later revs.

Table 43. Conversion characteristics (12-bit ADC_1)

| Symbol |  | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max |  |
| $\mathrm{V}_{\text {SS_ADC1 }}$ | SR |  | Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground ( $\left.\mathrm{V}_{\text {SS_HV }}\right)^{2}$ | - | -0.1 |  | 0.1 | V |
| $\mathrm{V}_{\text {DD_ADC }}{ }^{3}$ | SR | Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground (VSS_HV) | - | $\mathrm{V}_{\text {DD_HV_A }}-0.1$ |  | $\mathrm{V}_{\text {DD_HV_A }}+0.1$ | V |
| $\mathrm{V}_{\text {AINx }}{ }^{3,4}$ | SR | Analog input voltage ${ }^{5}$ | - | $\mathrm{V}_{\text {SS_ADC1 }}-0.1$ |  | $\mathrm{V}_{\mathrm{DD} \text { _ADC1 }}+0.1$ | V |
| $\mathrm{f}_{\text {ADC }}$ | SR | ADC_1 analog frequency | - | $8+2 \%$ |  | $32+2 \%$ | MHz |
| $\mathrm{t}_{\text {ADC1_PU }}$ | SR | $\begin{aligned} & \text { ADC_1 power up } \\ & \text { delay } \end{aligned}$ | - | 1.5 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ADC1_S }}$ | CC | Sample time ${ }^{6}$ VDD=5.0 V | - | 440 |  |  | ns |
|  |  | $\begin{aligned} & \text { Sample time }{ }^{(6)} \\ & \text { VDD }=3.3 \mathrm{~V} \end{aligned}$ | - | 530 |  |  |  |
| $\mathrm{t}_{\text {ADC1_C }}$ | CC | $\begin{aligned} & \text { Conversion time }{ }^{7,8} \\ & \text { VDD }=5.0 \mathrm{~V} \end{aligned}$ | $\mathrm{f}_{\text {ADC } 1}=32 \mathrm{MHz}$ | 2 |  |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \begin{array}{l} \text { Conversion time }{ }^{(7),} \\ (6) \\ \text { VDD }=5.0 \mathrm{~V} \end{array} \end{aligned}$ | $\mathrm{f}_{\text {ADC } 1}=30 \mathrm{MHz}$ | 2.1 |  |  |  |
|  |  | $\begin{aligned} & \text { Conversion time }{ }^{(7),} \\ & (6) \\ & \text { VDD }=3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{f}_{\text {ADC } 1}=20 \mathrm{MHz}$ | 3 |  |  |  |
|  |  | $\begin{aligned} & \text { Conversion time }{ }^{(7),} \\ & (6) \\ & \text { VDD }=3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{f}_{\mathrm{ADC} 1}=15 \mathrm{MHz}$ | 3.01 |  |  |  |
| $\mathrm{C}_{S}$ | CC | ADC_1 input sampling capacitance | - | 5 |  |  | pF |
| $\mathrm{C}_{\mathrm{P} 1}$ | CC | ADC_1 input pin capacitance 1 | - | 3 |  |  | pF |

Table 43. Conversion characteristics (12-bit ADC_1) (continued)

| Symbol |  | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{C}_{\mathrm{P} 2}$ | CC |  | ADC_1 input pin capacitance 2 |  | - | 1 |  |  | pF |
| $\mathrm{C}_{\mathrm{P} 3}$ | CC | ADC_1 input pin capacitance 3 |  | - | 1.5 |  |  | pF |
| $\mathrm{R}_{\text {SW } 1}$ | CC | Internal resistance of analog source |  | - |  |  | 1 | k ת |
| $\mathrm{R}_{\text {SW2 }}$ | CC | Internal resistance of analog source |  | - |  |  | 2 | k $\Omega$ |
| $\mathrm{R}_{\text {AD }}$ | CC | Internal resistance of analog source |  | - |  |  | 0.3 | k $\Omega$ |
| $\mathrm{I}_{\mathrm{INJ}}$ | SR | Input current Injection | Current injection on one ADC_1 input, different from the converted one | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \\ & \mathrm{~V} \pm 10 \% \\ & \hline \mathrm{~V}_{\mathrm{DD}}=5.0 \\ & \mathrm{~V} \pm 10 \% \end{aligned}$ | -5 -5 | - | 5 5 | mA |
| INLP | CC | Absolute Integral non-linearity-Preci se channels | No overload |  |  | 1 | 3 | LSB |
| INLX | CC | Absolute Integral non-linearity-Exten ded channels | No overload |  |  | 1.5 | 5 | LSB |
| DNL | CC | Absolute Differential non-linearity | No overload |  |  | 0.5 | 1 | LSB |
| OFS | CC | Absolute Offset error | - |  |  | 2 |  | LSB |
| GNE | CC | Absolute Gain error | - |  |  | 2 |  | LSB |
| TUEP ${ }^{9}$ | CC | Total Unadjusted Error for precise channels, input only pins | Without cu injection | rrent | -6 |  | 6 |  |
|  |  |  | With curre | nt injection | -8 |  | 8 |  |
| TUEX ${ }^{(9)}$ | CC | Total Unadjusted Error for extended channel | Without cu injection | rrent | -10 |  | 10 | LSB |
|  |  |  | With curre | nt injection | -12 |  | 12 | LSB |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2}$ Analog and digital $\mathrm{V}_{\text {SS_HV }}$ must be common (to be tied together externally).

3 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{D D \_H V \_B ~ d o m a i n ~ h e n c e ~ V D D \_H V \_A D C 1 ~}^{\text {D }}$ should be within $\pm 100 \mathrm{mV}$ of VDD_HV_B when these channels are used for ADC_1.
4 VDD_HV_ADC1 can operate at 5 V condition while $\mathrm{V}_{\text {DD_HV_B }}$ can operate at 3.3 V provided that ADC_1 channels coming from $\mathrm{V}_{\mathrm{DD} \text { _HV_B }}$ domain are limited in max swing as $\mathrm{V}_{\mathrm{DD} \text { _ }} \mathrm{HV}_{\mathrm{B}} \mathrm{B}$.
$5 \mathrm{~V}_{\text {AINx }}$ may exceed $\mathrm{V}_{\text {SS_ADC1 }}$ and $\mathrm{V}_{\mathrm{DD} \text { _ADC1 }}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to $0 x 000$ or $0 x F F F$.
6 During the sample time the input capacitance $C_{S}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\text {ADC1_s }}$. After the end of the sample time $t_{\text {ADC1_s }}$, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock $\mathrm{t}_{\mathrm{ADC} 1 \_\mathrm{S}}$ depend on programming.
7 Conversion time $=$ Bit evaluation time + Sampling time +1 Clock cycle delay.
8 Refer to ADC conversion table for detailed calculations.
9 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

### 4.18 Fast Ethernet Controller

MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

### 4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of $25 \mathrm{MHz}+1 \%$. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX_CLK frequency in $2: 1$ mode and two times the RX_CLK frequency in 1:1 mode.

Table 44. MII Receive Signal Timing

| Spec | Characteristic | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| M1 | RXD[3:0], RX_DV, <br> RX_ER to RX_CLK <br> setup | 5 | - | ns |
| M2 | RX_CLK to <br> RXD[3:0], RX_DV, <br> RX_ER hold | 5 | - | ns |
| M3 | RX_CLK pulse width <br> high | $35 \%$ | $65 \%$ | RX_CLK period |
| M4 | RX_CLK pulse width <br> low | $35 \%$ | $65 \%$ | RX_CLK period |



Figure 21. MII receive signal timing diagram

### 4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of $25 \mathrm{MHz}+1 \%$. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX_CLK frequency in 2:1 mode and two times the TX_CLK frequency in 1:1 mode.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.
Refer to the Fast Ethernet Controller (FEC) chapter of the JPC5604B Reference Manual for details of this option and how to enable it.

Table 45. MII transmit signal timing ${ }^{1}$

| Spec | Characteristic | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| M5 | TX_CLK_to TXD[3:0], <br> TX_EN, TX_ER <br> invalid | 5 | - | ns |
| M6 | TX_CLK to TXD[3:0], <br> TX_EN, TX_ER valid | - | 25 | ns |
| M7 | TX_CLK pulse width <br> high | $35 \%$ | $65 \%$ | TX_CLK period |
| M8 | TX_CLK pulse width <br> low | $35 \%$ | $65 \%$ | TX_CLK period |

${ }^{1}$ Output pads configured with $\mathrm{SRE}=0 \mathrm{~b} 11$.


Figure 22. MII transmit signal timing diagram

### 4.18.3 MII Async Inputs Signal Timing (CRS and COL)

Table 46. MII Async Inputs Signal Timing ${ }^{1}$

| Spec | Characteristic | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| M9 | CRS, COL minimum <br> pulse width | 1.5 | - | TX_CLK period |

1 Output pads configured with $\mathrm{SRE}=0 \mathrm{~b} 11$.

CRS, COL


Figure 23. MII async inputs timing diagram

### 4.18.4 MII Serial Management Channel Timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz .
Table 47. MII serial management channel timing ${ }^{1}$

| Spec | Characteristic | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| M10 | MDC falling edge to <br> MDIO output invalid <br> (minimum <br> propagation delay) | 0 | - | ns |
| M11 | MDC falling edge to <br> MDIO output valid <br> (max prop delay) | - | 25 | ns |
| M12 | MDIO (input) to MDC <br> rising edge setup | 28 | - | ns |
| M13 | MDIO (input) to MDC <br> rising edge hold | 0 | - | ns |

Table 47. MII serial management channel timing ${ }^{1}$ (continued)

| Spec | Characteristic | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| M14 | MDC pulse width <br> high | $40 \%$ | $60 \%$ | MDC period |
| M15 | MDC pulse width low | $40 \%$ | $60 \%$ | MDC period |

1 Output pads configured with $\mathrm{SRE}=0 \mathrm{Ob} 11$.


Figure 24. MII serial management channel timing diagram

### 4.19 On-chip peripherals

### 4.19.1 Current consumption

Table 48. On-chip peripherals current consumption ${ }^{1}$

| Symbol |  | C | Parameter | Conditions |  | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {DD_HV_A(CAN }}$ | CC |  | D | CAN <br> (FlexCAN) <br> supply <br> current on <br> VDD_HV_A | $\begin{gathered} 500 \\ \text { Kbps } \end{gathered}$ | Total (static + dynamic) consumption: FlexCAN in loop-back mode XTAL@8 MHz used as CAN engine clock source Message sending period is $580 \mu \mathrm{~s}$ | $7.652 \times \mathrm{f}_{\text {periph }}+84.73$ |  |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \hline 125 \\ & \text { Kbps } \end{aligned}$ |  |  |  |  | $\mathrm{f}_{\text {perip }}$ |  |  |  |
| $\mathrm{I}_{\text {DD_HV_A(eMIOS }}$ | CC | D | eMIOS <br> supply current on VDD_HV_A | Static consumption: eMIOS channel OFF Global prescaler enabled |  | $28.7 \times \mathrm{f}_{\text {periph }}$ |  |  |  |  |
|  |  |  |  | Dynamic consumption: It does not change varying the frequency ( 0.003 mA ) |  | 3 |  |  |  |  |
| IDD_HV_A(SCI) | CC | D | $\begin{aligned} & \mathrm{SCl} \text { (LINFlex) } \\ & \text { supply } \\ & \text { current on } \\ & \mathrm{V}_{\mathrm{DD}} \text { _HV_A } \end{aligned}$ | Total (static + dynamic) consumption: <br> LIN mode <br> Baudrate: 20 Kbps |  | $4.7804 \times \mathrm{f}_{\text {periph }}+30.946$ |  |  |  |  |
| IDD_HV_A(SPI) | CC | D | $\begin{aligned} & \text { SPI (DSPI) } \\ & \text { supply } \\ & \text { current on } \\ & \mathrm{V}_{\text {DD_HV_A }} \end{aligned}$ | Ballast static consumption (only clocked) |  | 1 |  |  |  |  |
|  |  |  |  | Ballast dynamic consumption (continuous communication): Baudrate: 2 Mbit Trasmission every $8 \mu \mathrm{~s}$ Frame: 16 bits |  | $16.3 \times \mathrm{f}_{\text {periph }}$ |  |  |  |  |

Table 48. On-chip peripherals current consumption ${ }^{1}$

| Symbol |  | C | Parameter | Conditions |  | Value ${ }^{2}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {DD_HV_A(ADC) }}$ | CC |  | D | ADC supply current on $\mathrm{V}_{\mathrm{DD}}$ _HV_A | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | Ballast static consumption (no conversion) | $0.0409 \times \mathrm{f}_{\text {periph }}$ |  |  | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  | Ballast dynamic consumption (continuous conversion) | $0.0049 \times \mathrm{f}_{\text {periph }}$ |  |  |  |  |
| IDD_HV_ADC(ADC) | CC | D | ADC supply current on VDD_HV_ADC | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | Analog static consumption (no conversion) | $0.0017 \times \mathrm{f}_{\text {periph }}$ |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | Analog dynamic consumption (continuous conversion) | $0.075 \times \mathrm{f}_{\text {periph }}+0.032$ |  |  |  |  |
| $\mathrm{I}_{\text {DD_HV(FLASH) }}$ | CC | D | CFlash + DFlash supply current on $\mathrm{V}_{\mathrm{DD}}$ _HV_ADC | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | - | 13.25 |  |  |  |  |
| IDD_HV(PLL) | CC | D | PLL supply current on $V_{\text {DD_HV }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | - | $0.0031 \times \mathrm{f}_{\text {periph }}$ |  |  |  |  |

${ }^{1}$ Operating conditions: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\text {periph }}=8 \mathrm{MHz}$ to 120 MHz .
${ }^{2} f_{\text {periph }}$ is in absolute value.

### 4.19.2 DSPI characteristics

Table 49. DSPI timing

| Spec | Characteristic | Symbol |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 1 | DSPI Cycle Time | ${ }_{\text {tsck }}$ | Refer note ${ }^{1}$ | - | ns |
| - | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0 | $\Delta \mathrm{t}_{\text {cSC }}$ | - | 115 | ns |
| - | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1 | $\Delta \mathrm{t}_{\text {ASC }}$ | 15 | - | ns |
| 2 | CS to SCK Delay ${ }^{2}$ | $\mathrm{t}_{\mathrm{csc}}$ | 7 | - | ns |
| 3 | After SCK Delay ${ }^{3}$ | $\mathrm{t}_{\text {Asc }}$ | 15 | - | ns |
| 4 | SCK Duty Cycle | $\mathrm{t}_{\text {SDC }}$ | $0.4 \times \mathrm{tsck}$ | $0.6 \times \mathrm{tsck}$ | ns |
| - | Slave Setup Time ( $\overline{S S}$ active to SCK setup time) | ${ }^{\text {tsuss }}$ | 5 | - | ns |
| - | Slave Hold Time <br> ( $\overline{S S}$ active to SCK hold time) | $\mathrm{t}_{\mathrm{HSS}}$ | 10 | - | ns |
| 5 | Slave Access Time (SS active to SOUT valid) ${ }^{4}$ | $t_{\text {A }}$ | - | 42 | ns |
| 6 | Slave SOUT Disable Time ( $\overline{S S}$ inactive to SOUT High-Z or invalid) | ${ }_{\text {tis }}$ | - | 25 | ns |
| 7 | CSx to PCSS time | $t_{\text {Pcsc }}$ | 0 | - | ns |
| 8 | $\overline{\text { PCSS }}$ to PCSx time | $t_{\text {PASC }}$ | 0 | - | ns |

Table 49. DSPI timing (continued)

| Spec | Characteristic | Symbol |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 9 | Data Setup Time for Inputs <br> Master (MTFE = 0) <br> Slave <br> Master $(\text { MTFE }=1, \mathrm{CPHA}=0)^{5}$ <br> Master (MTFE = 1, CPHA = 1) | $\mathrm{t}_{\text {SUI }}$ | $\begin{gathered} 36 \\ 5 \\ 36 \\ 36 \end{gathered}$ | — | ns <br> ns <br> ns <br> ns |
| 10 | Data Hold Time for Inputs <br> Master (MTFE = 0) <br> Slave <br> Master $(\text { MTFE }=1, \mathrm{CPHA}=0)^{5}$ <br> Master (MTFE = 1, CPHA = 1) | $\mathrm{t}_{\mathrm{HI}}$ | $\begin{aligned} & 0 \\ & 4 \\ & 0 \\ & 0 \end{aligned}$ | — | ns <br> ns <br> ns <br> ns |
| 11 | Data Valid (after SCK edge) <br> Master (MTFE = 0) <br> Slave <br> Master (MTFE $=1, \mathrm{CPHA}=0)$ <br> Master (MTFE = 1, CPHA = 1) | tsuo | - | $\begin{aligned} & 12 \\ & 37 \\ & 12 \\ & 12 \end{aligned}$ | ns <br> ns <br> ns <br> ns |
| 12 | Data Hold Time for Outputs <br> Master (MTFE = 0) <br> Slave <br> Master (MTFE $=1, \mathrm{CPHA}=0)$ <br> Master (MTFE = 1, CPHA = 1) | $\mathrm{t}_{\mathrm{HO}}$ | $\begin{gathered} 0^{6} \\ 9.5 \\ 0^{7} \\ 0^{8} \end{gathered}$ | - | ns <br> ns <br> ns <br> ns |

1 This value of this parameter is dependent upon the external device delays and the other parameters mentioned in this table.
2 The maximum value is programmable in DSPI_CTARn [PSSCK] and DSPI_CTARn [CSSCK]. For JPC5604B, the spec value of $\mathrm{t}_{\mathrm{CSC}}$ will be attained only if $\mathrm{T}_{\text {DSPI }} \times$ PSSCK $\times$ CSSCK $>\Delta \mathrm{t}_{\mathrm{CSC}}$.
3 The maximum value is programmable in DSPI_CTAR $n$ [PASC] and DSPI_CTARn [ASC]. For JPC5604B, the spec value of $\mathrm{t}_{\mathrm{ASC}}$ will be attained only if $\mathrm{T}_{\mathrm{DSPI}} \times$ PASC $\times \mathrm{ASC}>\Delta \mathrm{t}_{\mathrm{ASC}}$.
4 The parameter value is obtained from $t_{\text {SUSS }}$ and $t_{\text {SUO }}$ for slave.
5 This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b00.
6 For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 0) is -2 ns.
7 For DSPI1, the Data Hold Time for Outputs in Master (MTFE =1, CPHA = 0) is -2 n .
8 For DSPI1, the Data Hold Time for Outputs in Master (MTFE $=1, C P H A=1$ ) is -2 ns .


Note: Numbers shown reference Table 49.
Figure 25. DSPI classic SPI timing-master, CPHA = 0


Figure 26. DSPI classic SPI timing-master, CPHA = 1


Figure 27. DSPI classic SPI timing-slave, CPHA $=0$


Figure 28. DSPI classic SPI timing-slave, CPHA = 1


Figure 29. DSPI modified transfer format timing-master, CPHA = 0


Figure 30. DSPI modified transfer format timing-master, CPHA = 1


Figure 31. DSPI modified transfer format timing-slave, CPHA $=0$


Figure 32. DSPI modified transfer format timing-slave, CPHA = 1


Note: Numbers shown reference Table 49.
Figure 33. DSPI PCS strobe ( $\overline{\text { PCSS }}$ ) timing

### 4.19.3 Nexus characteristics

Table 50. Nexus debug port timing ${ }^{1}$

| Spec | Characteristic | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MCKO Cycle Time ${ }^{2}$ | $\mathrm{t}_{\mathrm{MCYC}}$ | 16.3 | - | ns |
| 2 | MCKO Duty Cycle | $\mathrm{t}_{\text {MDC }}$ | 40 | 60 | \% |
| 3 | MCKO Low to MDO, MSEO, EVTO Data Valid ${ }^{3}$ | $\mathrm{t}_{\mathrm{MDOV}}$ | -0.1 | 0.25 | $\mathrm{t}_{\text {MCYC }}$ |
| 4 | EVTI Pulse Width | $\mathrm{t}_{\text {EVTIPW }}$ | 4.0 | - | ${ }_{\text {TCYC }}$ |
| 5 | EVTO Pulse Width | $\mathrm{t}_{\text {EVTOPW }}$ | 1 |  | $\mathrm{t}_{\text {MCYC }}$ |
| 6 | TCK Cycle Time ${ }^{4}$ | ${ }^{\text {t }}$ TCYC | 40 | - | ns |
| 7 | TCK Duty Cycle | $\mathrm{t}_{\text {TDC }}$ | 40 | 60 | \% |
| 8 | TDI, TMS Data Setup Time | $\mathrm{t}_{\text {NTDIS }} \mathrm{t}_{\text {NTMSS }}$ | 8 | - | ns |
| 9 | TDI, TMS Data Hold Time | $\mathrm{t}_{\text {NTDIH, }} \mathrm{t}_{\text {NTMSH }}$ | 5 | - | ns |
| 10 | TCK Low to TDO Data Valid | tJov | 0 | 25 | ns |

${ }^{1}$ JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from $50 \%$ of MCKO and $50 \%$ of the respective signal. Nexus timing specified at $\mathrm{V}_{\mathrm{DDE}}=4.0-5.5 \mathrm{~V}$, $T_{A}=T_{L}$ to $T_{H}$, and $C_{L}=30 \mathrm{pF}$ with $S R C=0 b 11$.
${ }^{2} \mathrm{MCKO}$ can run up to $1 / 2$ of full system frequency. It can also run at system frequency when it is $<60 \mathrm{MHz}$.
${ }^{3} \mathrm{MDO}, \overline{\mathrm{MSEO}}$, and EVTO data is held valid until next MCKO low cycle.
${ }^{4}$ The system clock frequency needs to be three times faster than the TCK frequency.


Figure 34. Nexus output timing


Figure 35. Nexus TDI, TMS, TDO timing

### 4.19.4 JTAG characteristics

Table 51. JTAG characteristics

| No. | Symbol |  | C | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| 1 | $\mathrm{t}_{\mathrm{JCYC}}$ | CC |  | D | TCK cycle time | 64 | - | - | ns |
| 2 | $\mathrm{t}_{\text {TDIS }}$ | CC | D | TDI setup time | 10 | - | - | ns |
| 3 | ${ }^{\text {TDIH }}$ | CC | D | TDI hold time | 5 | - | - | ns |
| 4 | $\mathrm{t}_{\text {TMSS }}$ | CC | D | TMS setup time | 10 | - | - | ns |
| 5 | $\mathrm{t}_{\text {TMSH }}$ | CC | D | TMS hold time | 5 | - | - | ns |

Table 51. JTAG characteristics (continued)

| No. | Symbol |  | C | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| 6 | $\mathrm{t}_{\text {TDOV }}$ | CC |  | D | TCK low to TDO valid | - | - | 33 | ns |
| 7 | ${ }_{\text {TDOI }}$ | CC | D | TCK low to TDO invalid | 6 | - | - | ns |
| - | $\mathrm{t}_{\text {TDC }}$ | CC | D | TCK Duty Cycle | 40 | - | 60 | \% |
| - | $\mathrm{t}_{\text {TCKRISE }}$ | CC | D | TCK Rise and Fall Times | - | - | 3 | ns |



Figure 36. Timing diagram - JTAG boundary scan

## 5 Package characteristics

### 5.1 Package mechanical data

5.1.1 176 LQFP package mechanical drawing


Figure 37. 176 LQFP mechanical drawing (Part 1 of 3)


Figure 38. 176 LQFP mechanical drawing (Part 2 of 3)

## NOTES:

1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.
2. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THEN O.O8MM. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07 MM FOR 0.4 MM AND 0.5 MM PITCH PACKAGES.

| DIM | MIN | NOM | MAX | DIM | MIN | NOM | MAX | DIM | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | --- |  | 1.6 | L1 |  | 1 REF |  |  |  |  |  |
| A1 | 0.05 |  | 0.15 | R1 | 0.08 |  | --- |  |  |  |  |
| A2 | 1.35 | 1.4 | 1.45 | R2 | 0.08 |  | 0.2 |  |  |  |  |
| b | 0.17 | 0.22 | 0.27 | S |  | 0.2 REF |  |  |  |  |  |
| b1 | 0.17 | 0.2 | 0.23 | $\theta$ |  | $3.5{ }^{\circ}$ | $7{ }^{\circ}$ |  |  |  |  |
| c | 0.09 |  | 0.2 | 01 | $0^{\circ}$ |  | -- |  |  |  |  |
| c1 | 0.09 |  | 0.16 | 02 | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |  |  |  |  |
| D |  | 26 BSC |  | $\theta 3$ | $11^{\circ}$ |  | $13^{\circ}$ |  |  |  |  |
| D1 |  | 24 BSC |  |  |  |  |  |  |  |  |  |
| e |  | 0.5 BSC |  |  |  |  |  |  |  |  |  |
| E |  | 26 BSC |  |  |  |  |  |  |  |  |  |
| E1 |  | 24 BSC |  |  |  |  |  |  |  |  |  |
| L | 0.45 | 0.6 | 0.75 |  | UNIT |  | TOLER |  | REFER | NCE | OCUMENT |
|  |  |  |  |  | MM |  | ASME |  |  | 06-280 | -1392 |
| TITLE: |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | SHEET |  |  | 3 |  |  |

Figure 39. 176 LQFP mechanical drawing (Part 3 of 3)

### 5.1.2 208 LQFP package mechanical drawing



Figure 40. 208 LQFP mechanical drawing (Part 1 of 3)


Figure 41. 208 LQFP mechanical drawing (Part 2 of 3)

```
    NOTES
    1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
    2. DIMENSIONS IN MILLIMETERS.
    3. DATUMS L, M AND N TO BE DETERMINED AT THE SEATING PLANE, DATUM T.
4.
    DIMENSIONS TO BE DETERMINED AT SEATING PLANE, DATUM T.
    DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE
        PROTRUSION IS 0.25 PER SIDE. DIMENSIONS INCLUDE
        MOLD MISMATCH.
    DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION
    SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM
    SPACE BETWEEN PROTRUSION AND ADJACENT LEAD 0.07.
```



Figure 42. 208 LQFP mechanical drawing (Part 3 of 3)

MPC5646C Microcontroller Data Sheet, Rev. 3

### 5.1.3 256 MAPBGA package mechanical drawing



Figure 43. 256 MAPBGA mechanical drawing (Part 1 of 2)


Figure 44. 256 MAPBGA mechanical drawing (Part 2 of 2)

## 6 Ordering information



Figure 45. Commercial product code structure

## 7 Revision history

Table 52 summarizes revisions to this document.
Table 52. Revision history

| Revision | Date | Changes |
| :---: | :---: | :---: |
| 1 | 15 April 2010 | Initial Release |
| 2 | 17 Aug 2010 | - Editing and formatting updates throughout the document. <br> - Updated Voltage regulator capacitance connection figure. <br> - Added a new sub-section "V$V_{D D \_B V}$ Options" <br> - Program and erase specifications: <br> -Updated Tdwprogram TYP to 22 us <br> -Updated T128Kpperase Max to 5000 ms <br> -Added tesus parameter <br> - Added 208 MAPBGA thermal characteristics <br> - Added recommendation in the Voltage regulator electrical characteristics section. <br> - Added Crystal description table in Fast external crystal oscillator (4 to 140 MHz ) electrical characteristics section and corrected the cross-reference to the same. <br> - Added new sections - Pad types, System pins and functional ports <br> - Updated TYP numbers in the Flash program and erase specifications table <br> - Added a new table: Program and erase specifications (Data Flash) <br> - Flash read access timing table: Added Data flash memory numbers <br> - Flash power supply DC electrical characteristics table: Updated IDFREAD and IDFMOD values for Data flash, Removed IDFLPW parameter <br> - Updated feature list. <br> - Family comparison table: Updated ADC channels and added ADC footnotes. <br> - Block diagram: Updated ADC channels and added legends. <br> - Series block summary: Added new blocks. <br> - Functional Port Pin Descriptions table: Added OSC32k_XTAL and OSC32k_EXTAL function at PB8 and PB9 port pins. <br> - Electrical Characteristics: Replaced VSS with VSS_HV throughout the section. <br> - Absolute maximum ratings, Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V) tables: VRC_CTRL min is updated to "0". <br> - Recommended operating conditions ( 3.3 V ) and Recommended operating conditions ( 5.0 V ) tables: Clarified VIN parameter, clarified footnote 2 in both tables. <br> - LQFP thermal characteristics section: Updated numbers for LQFP packages. <br> - Low voltage power domain electrical characteristics table: Clarified footnotes based upon review comments. <br> - Code flash memory-Program and erase specifications: Updated tESRT to 20 ms . <br> - ADC electrical characteristics section: Replace ADC0 with ADC_0 and ADC1 with ADC_1 throughout the document. <br> - DSPI characteristics section: Replaced PCSx with CSx in all figures and tables. |

Table 52. Revision history (continued)

| Revision | Date | Changes |
| :---: | :---: | :---: |
| 3 | TBD | - Replaced VIL min from -0.4 V to -0.3 V in the following tables: <br> - I/O input DC electrical characteristics <br> - Reset electrical characteristics <br> - Fast external crystal oscillator ( 4 to 40 MHz ) electrical characteristics <br> - Updated Crystal oscillator and resonator connection scheme figure <br> - Specified NPN transistor as the recommended BCP68 transistor throughout the document <br> - Code and Data flash memory-Program and erase specifications tables: Renamed the parameter $t_{\text {ESUS to }} T_{\text {eslat }}$ <br> - Revised the footnotes in the "Functional port pin descriptions" table. <br> - In the "System pin descriptions" table, added a footnote to the A pads regarding not using IBE. <br> For ports PB[12-15], changed ANX to ADC0_X. <br> - Revised the presentation of the ADC functions on the following ports: $\begin{gathered} \text { PB[4-7] } \\ \text { PD[0-11] } \end{gathered}$ <br> - ADC conversion characteristics (10-bit ADC_0) table and Conversion characteristics (12-bit ADC_1) table- Updated footnote 5 and 7 respectively for the definition of the conversion time. <br> - Data flash memory-Program and erase specifications: Updated $T_{\text {wprogram }}$ to 500 $\mu \mathrm{s}$ and $\mathrm{T}_{16 \text { Kpperase }}$ to $500 \mu \mathrm{~s}$. Corrected Teslat classsification from "C" to "D". <br> - Code flash memory-Program and erase specifications: Corrected Teslat classification from "C" to "D". <br> - Flash Start-up time/Switch-off time: Changed $T_{\text {FLARSTEXIT }}$ classification from " C " to "D". <br> - Functional port pin description: Added a footnote at the PB [9] port pin. <br> - Absolute maximum ratings table: Added footnote 1. <br> - Low voltage power domain electrical characteristics table: Updated IDDHALT, IDDSTOP, IDDSTBY3, IDDSTDBY2, IDDSTDBY1. <br> - Slow external crystal oscillator ( 32 kHz ) electrical characteristics table: Updated $g_{\text {msxosc }}, \mathrm{V}_{\text {SxOSC }}, I_{\text {SxOSCBIAS }}$ and $\mathrm{I}_{\text {SxOSC }}$. <br> - FMPLL electrical characteristics table: Updated $\Delta \mathrm{t}_{\text {LTJIT. }}$ <br> - Fast internal RC oscillator ( 16 MHz ) electrical characteristics table: Updated TFIRCSU and IFIRCPWD. <br> - MII serial management channel timing table: Updated M12 <br> - JTAG characteristics table: Updated $\mathrm{t}_{\text {TDOV }}$. <br> - Low voltage monitor electrical characteristics table: Updated VLVDHV3H, VLVDHV3L, VLVDHV5H, VLVDHV5L. <br> - DSPI electricals table: Updated spec 1,5,6. Updated footnote 2 and 3. Added $\Delta \mathrm{t}_{\mathrm{CSC}}, \Delta \mathrm{t}_{\mathrm{ASC}}, \mathrm{t}_{\text {SUSS }}, \mathrm{t}_{\mathrm{HSS}}$. <br> - IO consumption table: Updated all parameter values. <br> - DSPI electricals: Updated $\Delta \mathrm{t}_{\text {CSC }}$ max to 115 ns . <br> - Low voltage power domain electrical characteristics table: Added footnote 9. <br> - ADC electrical characteristics: Added 2 notes above 10-bit and 12-bit conversion tables. |

## Appendix A Abbreviations

Table 53 lists abbreviations used but not defined elsewhere in this document.
Table 53. Abbreviations

| Abbreviation | Meaning |
| :---: | :--- |
| CS | Chip select |
| EVTO | Event out |
| MCKO | Message clock out |
| MDO | Message data out |
| MSEO | Modified timing format enable |
| MTFE | Serial communications clock |
| SCK | Serial data out |
| SOUT | To be defined |
| TBD | Test clock input |
| TCK | Test data input |
| TDI | Test data output |
| TDO |  |

## How to Reach Us:

## Home Page:

www.freescale.com

## E-mail:

support@freescale.com

## USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33169354848 (French)
support@freescale.com

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{T M}$ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2010, 2011. All rights reserved.

## Document Number: MPC5646C

Rev. 3
May 2011


[^0]:    1 Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = $000 \rightarrow$ AF0; PCR.PA $=001 \rightarrow$ AF1; PCR.PA $=010 \rightarrow$ AF2; PCR.PA $=011 \rightarrow$ AF3; PCR.PA $=100 \rightarrow$ ALT4. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to ' 1 ', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "-".
    2 Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
    ${ }^{3}$ NMI[0] and NMI[1] have a higher priority than alternate functions. When NMI is selected, the PCR.PA field is ignored.
    4 SXOSC's OSC32k_XTAL and OSC32k_EXTAL pins are shared with GPIO functionality. When used as crystal pins, other functionality of the pin cannot be used and it should be ensured that application never programs OBE and PUE bit of the corresponding PCR to "1".
    5 If you want to use OSC 32 K functionality through $\mathrm{PB}[8]$ and $\mathrm{PB}[9]$, you must ensure that $\mathrm{PB}[10]$ is static in nature as $\mathrm{PB}[10]$ can induce coupling on $\mathrm{PB}[9]$ and disturb oscillator frequency.
    6 Out of reset all the functional pins except $\mathrm{PC}[0: 1]$ and $\mathrm{PH}[9: 10]$ are available to the user as GPIO.
    PC[0:1] are available as JTAG pins (TDI and TDO respectively).
    PH[9:10] are available as JTAG pins (TCK and TMS respectively).
    It is up to the user to configure these pins as GPIO when needed.

[^1]:    1 VDD_HV_B can be independently controlled from $\mathrm{V}_{\text {DD_HV_A. }}$. These can ramp up or ramp down in any order. Design is robust against any supply order.
    2 This voltage is internally generated by the device and no external voltage should be supplied.
    3 Both the relative and the fixed conditions must be met. For instance: If $\mathrm{V}_{\mathrm{DD} \_H V} \mathrm{HV}_{\mathrm{A}}$ is $5.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} \text { _HV_ADC0 }}$ maximum value is 6.0 V then, despite the relative condition, the max value is $\mathrm{V}_{\mathrm{DD}} \mathrm{HV}_{\mathrm{H}} \mathrm{A}+0.3=6.2 \mathrm{~V}$.
    4 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from $V_{D D} V_{V} H$ domain hence $V_{D D \_H V}$ dDC1 should be within $\pm 300 \mathrm{mV}$ of $\mathrm{V}_{\mathrm{DD}}$ HV_B when these channels are used for $\mathrm{ADC}_{-} 1$.
    5 Any temperature beyond $125^{\circ} \mathrm{C}$ should limit the current to 50 mA (max).
    6 This is the storage temperature for the flash memory.

[^2]:    1 Typical program and erase times assume nominal supply values and operation at $25^{\circ} \mathrm{C}$. All times are subject to change pending device characterization.
    2 Initial factory condition: < 100 program/erase cycles, $25^{\circ} \mathrm{C}$, typical supply voltage.
    3 The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
    4 Actual hardware programming times. This does not include software overhead.

[^3]:    ${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
    2 Analog and digital $\mathrm{V}_{\text {SS_HV }}$ must be common (to be tied together externally).

