

32768-word × 9-bit High Speed CMOS Static RAM * under development

Description


The CXK59288P/J is a high speed CMOS static RAM which consists of 32768-word × 9-bit. It operates at 15ns/17ns/20ns/25ns access time from 5V single power supply.

Features

- High speed, low power consumption :

	Access time (Max.)	Power consumption (Typ., Cycle=Min.)
CXK59288P/J-15	15ns	500mW
CXK59288P/J-17	17ns	450mW
CXK59288P/J-20	20ns	400mW
CXK59288P/J-25	25ns	350mW
- Single +5V power supply :
 - 15/17 5V ± 5%
 - 20/25 5V ± 10%
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible all inputs and outputs.
- Available in 32 pin 300mil DIP, 300mil SOJ package.

CXK59288P
32 pin DIP (Plastic)



CXK59288J
32 pin SOJ (Plastic)




Function

32768-word × 9-bit static RAM


Structure

Silicon gate CMOS IC

Block Diagram



Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O9	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+5V power supply
GND	Ground
NC	Non connection

Absolute Maximum Ratings

(Ta = 25°C, GND = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	- 0.5 * to + 7.0	V
Input voltage	V _{IN}	- 0.5 * to V _{CC} + 0.5	V
Input and output voltage	V _{I/O}	- 0.5 * to V _{CC} + 0.5	V
Allowable power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to + 70	°C
Storage temperature	T _{stg}	- 55 to + 150	°C
Soldering temperature • time	T _{solder}	260 • 10	°C • sec

* V_{CC}, V_{IN}, V_{I/O} = - 3.5V Min. for pulse width less than 20ns.**Truth Table**

CE1	CE2	OE	WE	Mode	I/O1 to I/O9	V _{CC} Current
H	x	x	x	Not selected	High Z	I _{SB1} , I _{SB2}
L	L	x	x	Not selected	High Z	I _{CC1} , I _{CC2}
L	H	H	H	Output disable	High Z	I _{CC1} , I _{CC2}
L	H	L	H	Read	Data out	I _{CC1} , I _{CC2}
L	H	x	L	Write	Data in	I _{CC1} , I _{CC2}

x : "H" or "L"

DC Recommended Operating Conditions

(Ta = 0 to + 70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.75	5.0	5.25	V
		4.5	5.0	5.5	
Input high voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
Input low voltage	V _{IL}	- 0.3 *	—	0.8	V

* V_{IL} = - 3.0V Min. for pulse width less than 20ns.

Electrical Characteristics

• DC and operating characteristics (V_{CC} = 5V ± 10%*, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test conditions	Min.	Typ.**	Max.	Unit
Input leakage current	I _{LI}	V _{IN} = GND to V _{CC}	-1	—	-1	μA
Output leakage current	I _{LO}	V _{I/O} = GND to V _{CC} , CE1 = V _{IH} or CE2 = V _{IL} or OE = V _{IH} or WE = V _{IL}	-1	—	-1	μA
Operating power supply current	I _{CC1}	CE1 = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA	—	—	—	
Average operating current	I _{CC2}	Cycle = Min, Duty = 100%, I _{OUT} = 0mA	-15	—	100	mA
			-17	—	90	
			-20	—	80	
			-25	—	70	
Standby current	I _{SB1}	CE1 ≥ V _{CC} - 0.2V, V _{IN} ≤ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	—	—	1	mA
	I _{SB2}	CE1 = V _{IH} , V _{IN} = V _{IH} /V _{IL} , Cycle = Min.	—	20	30	mA
Output high voltage	V _{OH}	I _{OH} = -4.0mA	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0mA	—	—	0.4	V

* V_{CC} = 5V ± 5% for CXK59288P/J-15/17** V_{CC} = 5V, T_a = 25°C

I/O capacitance

(T_a = 25°C, f = 1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	—	6	pF
I/O ⁺ capacitance	C _{I/O}	V _{I/O} = 0V	—	7	pF

Note) This parameter is sampled and is not 100% tested.

AC characteristics


• AC test conditions

(V_{CC} = 5V ± 10%*, T_a = 0 to +70°C)

Item	Conditions
Input pulse high level	V _{IH} = 3.0V
Input pulse low level	V _{IL} = 0V
Input rise time	t _r = 3ns
Input fall time	t _f = 3ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

Output Load (1)

Output Load (2) *3

*1 V_{CC} = 5V ± 5% for CXK59288P/J-15/17

*2 including scope and jig capacitance

*3 for t_{LZ1}, t_{LZ2}, t_{OLZ}, t_{HZ1}, t_{HZ2}, t_{OHZ}, t_{OW}, t_{WHZ}

Fig. 1

• Read cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	15	—	17	—	20	—	25	—	ns
Address access time	t _{AA}	—	15	—	17	—	20	—	25	ns
Chip enable access time (CE1)	t _{CO1}	—	15	—	17	—	20	—	25	ns
Chip enable access time (CE2)	t _{CO2}	—	8	—	9	—	10	—	12	ns
Output enable to output valid	t _{OE}	—	8	—	9	—	10	—	12	ns
Output hold from address change	t _{OH}	5	—	5	—	5	—	5	—	ns
Chip enable to output in low Z (CE1, CE2)	t _{LZ1} *, t _{LZ2} *	3	—	3	—	3	—	3	—	ns
Output enable to output in low Z (OE)	t _{OLZ} *, t _{HZ1} *	2	—	2	—	2	—	2	—	ns
Chip disable to output in high Z (CE1, CE2)	t _{HZ2} *	—	8	—	8	—	9	—	10	ns
Output disable to output in high Z (OE)	t _{OHZ} *	—	7	—	7	—	8	—	9	ns
Chip enable to power up time (CE1)	t _{PU}	0	—	0	—	0	—	0	—	ns
Chip disable to power down time (CE1)	t _{PD}	—	15	—	17	—	20	—	25	ns

* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1-(2).
This parameter is sampled and is not 100% tested.


• Write cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	15	—	17	—	20	—	25	—	ns
Address valid to end of write	t _{AW}	11	—	12	—	13	—	15	—	ns
Chip enable to end of write	t _{CW}	12	—	13	—	14	—	16	—	ns
Data to write time overlap	t _{DW}	9	—	10	—	11	—	12	—	ns
Data hold from write time	t _{DH}	0	—	0	—	0	—	0	—	ns
Write pulse width	t _{WP}	10	—	11	—	13	—	15	—	ns
Address set up time	t _{AS}	0	—	0	—	0	—	0	—	ns
Write recovery time (WE)	t _{WR}	0	—	0	—	0	—	0	—	ns
Write recovery time (CE1, CE2)	t _{WR1}	0	—	0	—	0	—	0	—	ns
Output active from end of write	t _{OW} *	3	—	3	—	3	—	3	—	ns
Write to output in high Z	t _{WHZ} *	0	8	0	8	0	9	0	10	ns


* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1-(2).
This parameter is sampled and is not 100% tested.

Timing Waveform


- Read cycle (1) : $\overline{CE1} = \overline{OE} = V_{IL}$, $CE2 = V_{IH}$, $\overline{WE} = V_{IH}$




- Read cycle (2) : $\overline{WE} = V_{IH}$




- Write cycle (1) : $\overline{WE}$ control



• Write cycle (2) : $\overline{\text{CE1}}$ control



• Write cycle (3) : CE2 control




* During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.

Package Outline Unit : mm

CXK59288P


32pin DIP (Plastic) 300mil



SONY NAME	DIP-32P-03
EIAJ NAME	*DIP032-P-0300-A
JEDEC CODE	

CXK59288J

32pin SOJ (Plastic) 300mil



SONY NAME	SOJ-32P-02
EIAJ NAME	*SOJ032-P-0300-A
JEDEC CODE	MO-077-AC