
## ■ AT27C256R

#### **Features**

- Low Power CMOS Operation 100 μA max. Standby 20 mA max. Active at 5 MHz
- Fast Read Access Time 120ns
- Wide Selection of JEDEC Standard Packages Including OTP 28-Lead 600 mil Cerdip and OTP Plastic DIP or SOIC 32-Pad LCC and OTP PLCC
- 5V ± 10% Supply
- High Reliability CMOS Technology 2000V ESD Protection 200mA Latchup Immunity
- Rapid Programming 100µs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Military, Commercial and Industrial Temperature Ranges
- Fully Compatible with AT27C256

## **Block Diagram**



## Description


The ATMEL 27C256R chip is a low-power, high performance 262,144 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 32K x 8. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 120ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

The AT27C256R meets or exceeds all specifications for the AT27C256. ATMEL's 1.2 micron scaled CMOS technology additionally provides lower active power consumption, and significantly faster programming. Power consumption is typically only 8mA in Active Mode and less than 10µA in Standby.

## **Pin Configurations**

PIN NAMES						
A0 - A14	Addresses					
00 - 07	Outputs					
CE	Chip Enable					
ŌĒ	Output Enable					
NC	No Connect					

VPP 0 A12 0 A5 0 A5 0 A4 0 A3 0 A1 0 A0 0 GND 0	1 2 3 4 5 6 7 8 9 10 11 12 13	28 27 26 25 24 23 22 21 20 19 18 17 16 15	VCC VA14 DA13 DA13 DA10 DA10 DA10 DA10 DA10 DA10 DA10 DA10
	L		•



17 are DON'T CONNECT.

T-46-13-29

256K (32K x 8)

UV

Erasable CMOS

EPROM

**Preliminary** 



## **Description (Continued)**

The AT27C256R comes in a choice of industry standard JEDEC-approved packages including; 28-pin DIP ceramic or one time programmable (OTP) plastic, 28-pin OTP plastic small outline (SOIC), and 32-pad ceramic leadless chip carrier (LCC), or OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.

With high density 32K byte storage capability, the AT27C256R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

ATMEL's 27C256R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only  $100\mu s/byte$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

### **Operating Modes**

MODE \ PIN	CE	ÖE	Ai	Vpp	V <sub>CC</sub> _	Outputs
Read	VIL	V <sub>IL</sub>	Ai	Vcc	Vcc	Dout
Output Disable	VIL	VIH	X <sup>1</sup>	Vcc	Vcc	High Z
Standby	VIH	Х	X	Vcc	Vcc	High Z
Rapid Program <sup>2</sup>	V <sub>IL</sub>	VIH	Ai	VPP	Vcc	DIN
PGM Verify <sup>2</sup>	Х	VIL	Ai	Vpp	Vcc	Dout
Optional PGM Verify <sup>2</sup>	VIL	VIL	Ai	Vcc	Vcc	Dour
PGM Inhibit <sup>2</sup>	ViH	Vih	X	VPP	Vcc	High Z
Product			$A9 = VH^3$			Identification
Identification <sup>4</sup>	$V_{IL}$	$V_{IL}$	A0 = V <sub>IH</sub> or V <sub>IL</sub> A1-A14 = V <sub>IL</sub>	Vcc	Vcc	Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

 $3. V_{\rm H} = 12.0 \pm 0.5 V.$ 

## **Absolute Maximum Ratings\***

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V <sup>1</sup>
Voltage on A9 with Respect to Ground	-2.0V to +14.0V <sup>1</sup>
Vpp Supply Voltage with Respect to Ground	-2.0V to +14.0V <sup>1</sup>
Integrated UV Erase Dose	7258 W <sub>s</sub> sec/cm <sup>2</sup>
Integrated O v Erase Dose	

Notes: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is VCC+0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Erasure Characteristics**

The entire memory array of the AT27C256R is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calcu-

lated from the minimum integrated erasure dose of  $15W_{\bullet}sec/cm^2$ . To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

<sup>4.</sup> Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.

## ■ AT27C256R

D.C. and A.C. Operating Conditions for Read Operation

			AT27C256R					
		-12	-15	-20	-25			
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
(case)	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C			
VCC Power Supply	y	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = -0.1V$ to $V_{CC} + 1V$		10	μА
ILO	Output Leakage Current -	$V_{OUT} = -0.1V$ to $V_{CC} + 0.1V$		10	<u>μ</u> Α
Ippi <sup>2</sup>	Vpp <sup>1</sup> Read/Standby Current	$V_{PP} = 3.8 \text{ to } V_{CC} + 0.3V$		10	μA
		I <sub>SB1</sub> (CMOS)	Com.	100	μA
Isb	Vcc <sup>1</sup> Standby Current	$\overline{CE} = V_{CC}$ -0.3 to $V_{CC}$ + 1.0V	Ind.,Mil.	200	μA
		I <sub>SB2</sub> (TTL)	Com.	2	mA
		$\overline{CE} = 2.0 \text{ to } V_{CC} + 1.0V$	Ind.,Mil.	3	mA
Icc	VCC Active Current	$f = 5MHz, I_{OUT} = 0mA, \overline{CE} = V_{IL}$	Com.	20	mA
			Ind.,Mil.	25	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	v
VIH	Input High Voltage		2,0	Vcc+1	v
Vol	Output Low Voltage	I <sub>OL</sub> =2.1mA		.45	V
		I <sub>OH</sub> = -100μA	V <sub>CC</sub> -0.3		V
<b>VOH</b>	Output High Voltage	I <sub>OH</sub> = -2.5mA	3.5		V
	<del>_</del>	I <sub>OH</sub> = -400μA	2.4		V
VPP	Vpp Read Voltage	$V_{CC} = 5 \pm 0.25 V$	3.8	V <sub>CC</sub> +.3	V

Note: 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.

VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and IPP.


## A.C. Characteristics for Read Operation

					AT27	C256R		
				-12	-15	-20	-25	
Symbo	l Parameter	Condition	M	in Max	Min Max	Min Max	Min Max	Units
tACC*	Address to	$\overline{CE} = \overline{OE}$	Com.	120	150	200	250	n
	Output Delay	= V <sub>IL</sub>	Ind.,Mil.	120	150	200	250	n
tce3	CE to Output Delay	$\overline{OE} = V_{IL}$		120	150	200	250	n
toE <sup>3,4</sup>	OE to Output Delay	$\overline{CE} = V_{IL}$		50	60	75	100	n
tDF <sup>2,5</sup>	OE or CE High to Output Float	$\overline{CE} = V_{IL}$		45	50	55	60	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	CE = OE = V <sub>IL</sub>		0	0	0	0	ns


Notes: 2,3,4, and 5 - see AC Waveforms for Read Operation.

# Input Test Waveforms and Measurement Levels

## **Output Test Load**




tr, tr < 20ns (10% to 90%)





4 ==

# A.C. Waveforms for Read Operation<sup>1</sup>




50E D

- 1. Timing measurement references are 0.8V and 2.0V. Input AC driving levels are 0.45V and 2.4V, unless otherwise specified.
- 2. top is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
- 3. OE may be delayed up to tCE-tOE after the falling edge of CE without impact on tCE.
- 4. OE may be delayed up to tACC-tOB after the address is valid without impact on tACC.
- 5. This parameter is only sampled and is not 100% tested.

acitance(f = 1 MHz T = 25°C)

Тур	Max	Units	Conditions
4	6	pF	$V_{IN} = 0V$
8	12	pF	$V_{OUT} = 0V$
	Тур 4 8	Typ Max 4 6 8 12	4 6 pF

# **Programming Waveforms**<sup>1</sup>



#### Notes:

4-42

- 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}. \label{eq:virial}$
- 2. to E and to FP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C256R a 0.1µF capacitor is required across Vpp and GND to suppress spurious voltage transients.

11.5 12.5 V

## AT27C256R

# **D.C. Programming Characteristics**

$T_A = 25$	$\pm 5^{\circ}$ C, $V_{CC} = 6.5 \pm 0.2$	5V. Vpp = 13.0	±0.2	5V	
	, , , , , , , , , , , , , , , , , ,	Test	Lim		
Symbol	Parameter	Conditions	Min	Max	Units
Ili	Input Load Current	VIN=VIL,VIH		10	μA
VIL	Input Low Level	(All Inputs)	-0.6	0.8	v
Vih	Input High Level		2.0	VCC+1	V
Vol	Output Low Volt.	$I_{OL}=2.1mA$		.45	V
Vон	Output High Volt.	$I_{OH} = -400 \mu A$	2.4	-	v
I <sub>CC2</sub>	VCC Supply Current				
	(Program and Verify)			25	mA
I <sub>PP2</sub>	Vpp Current	CE=VIL		25	mA
$V_{ID}$	A9 Product				

A.C. Programming Characteristics  $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP}$ 

Identification Voltage

A-A	$1A = 23 \pm 3$ C, $VCC = 0.3 \pm 0.25$ V, $VPP = 13.0 \pm 0.25$ V								
		Test Conditions* Limits							
Symbo	l Parameter	(see Note 1)	Min	Max	Units				
tas	Address Setup Time		2		µs				
toes	OE Setup Time		2		μs				
tDS	Data Setup Time		2		μs				
tah	Address Hold Time		0		μs				
tDH	Data Hold Time		2		μs				
tDFP	OE High to								
	Output Float Delay	(Note 2)	0	130	ns				
typs	Vpp Setup Time	.,	2		μs				
tvcs	Vcc Setup Time		2		μs				
tpw	CE Program								
	Pulse Width	(Note 3)	95	105	μS				
toe	Data Valid from OE	(Note 2)	-	150	ns				

## \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes:


VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
 Program Pulse width tolerance is 100µs ±5%.

## ATMEL's 27C256R Integrated Product Identification Code:

Pins			_					Ω1	00	Hex
Codes	_		00	O3	04	03	O2	OI	OU	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

# Rapid Programming Algorithm

A 100 µs CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





# Ordering Information

tacc	Icc (mA)		Ordering Code	Package	Operation Range
(ns)	Active	Standby			
120	20	0.1	AT27C256R-12DC AT27C256R-12LC	28DW6 32LW	Commercial (0°C to 70°C)
120	25	0.2	AT27C256R-12DI AT27C256R-12LI	28DW6 32LW	Industrial (-40°C to 85°C)
			AT27C256R-12DM AT27C256R-12LM	28DW6 32LW	Military
			AT27C256R-12DM/883 AT27C256R-12LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	20	0.1	AT27C256R-15DC AT27C256R-15LC AT27C256R-15PC AT27C256R-15JC AT27C256R-15TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
150	25	0.2	AT27C256R-15DI AT27C256R-15LI AT27C256R-15PI AT27C256R-15JI AT27C256R-15TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C256R-15DM AT27C256R-15LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C256R-15DM/883 AT27C256R-15LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
170	20	0.1	AT27C256R-17DC AT27C256R-17LC AT27C256R-17PC AT27C256R-17JC AT27C256R-17TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
170	25	0.2	AT27C256R-17DI AT27C256R-17LI AT27C256R-17PI AT27C256R-17JI AT27C256R-17TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C256R-17DM AT27C256R-17LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C256R-17DM/883 AT27C256R-17LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	20	0.1	AT27C256R-20DC AT27C256R-20LC AT27C256R-20PC AT27C256R-20JC AT27C256R-20JC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)

# AT27C256R

# Ordering Information

tACC (ns)	Icc (mA) Active Standby		Ordering Code	Package	Operation Range
200	25	0.2 -	AT27C256R-20DI AT27C256R-20LI AT27C256R-20PI AT27C256R-20JI AT27C256R-20TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C256R-20DM AT27C256R-20LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C256R-20DM/883 AT27C256R-20LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	20	0.1	AT27C256R-25DC AT27C256R-25LC AT27C256R-25PC AT27C256R-25JC AT27C256R-25TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
250	25	0.2	AT27C256R-25DI AT27C256R-25LI AT27C256R-25PI AT27C256R-25JI AT27C256R-25TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C256R-25DM AT27C256R-25LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C256R-25DM/883 AT27C256R-25LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type						
28DW6	28 Lead, 0.6", Windowed Cerdip					
32J	32 Lead, Plastic J-Lead Chip Carrier					
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier					
28P6	28 Lead, 0.6" Wide, Plastic Dual-In-Line					
28T	28 Lead, Wide Footprint, Plastic Gull Wing SOIC					

