

MOS INTEGRATED CIRCUITS

μ PD784935A,784936A,784937A,784938A

16-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD784935A, 784936A, 784937A, and 784938A are members of the μ PD784938A Subseries in the 78K/IV Series. These microcontrollers are based on the μ PD784908 Subseries but are provided with the higher internal ROM and RAM capacities and a ROM correction function.

In addition, a flash memory version, μ PD78F4938A, that can operate in the same power supply voltage range as the mask ROM version, and various development tools are also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD784938A Subseries User's Manual - Hardware: U13987E 78K/IV Series User's Manual - Instructions: U10905E

FEATURES

- 78K/IV Series
- Minimum instruction execution time:

320 ns (fxx = 6.29 MHz) 160 ns (fxx = 12.5 MHz)

- I/O ports: 80 pins
- Timers/counters: 16-bit timer/event counter × 1 unit

8-/16-bit timer/event counter × 2 units

8-/16-bit timer × 1 unit

- Serial interface: 4 channels
 - UART/IOE (3-wire serial I/O): 2 channels
 - CSI (3-wire serial I/O): 2 channels
- PWM output: 2 outputs
- Standby function

HALT/STOP/IDLE mode

- Clock division function
- External expansion function
- Internal ROM correction function
- Watchdog timer: 1 channel
- Clock output function:

Selectable from fclk, fclk/2, fclk/4, fclk/8, and fclk/16

- A/D converter: 8-bit resolution × 8 channels
- IEBusTM controller
- Watch timer
- Low power consumption
- Supply voltage:
 - V_{DD} = 4.0 to 5.5 V (@12.58 MHz operation)
 - V_{DD} = 3.0 to 5.5 V (@6.29 MHz operation)

APPLICATION

Car audio, etc.

Unless otherwise specified, the μ PD784938A is treated as the representative model in this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



ORDERING INFORMATION

Part Number	Package	Internal ROM (bytes)	Internal RAM (bytes)	
μ PD784935AGF- \times \times -3BA	100-pin plastic QFP (14 \times 20)	96 KB	5120 bytes	
μ PD784936AGF- \times \times -3BA	100-pin plastic QFP (14 \times 20)	128 KB	6656 bytes	
μ PD784937AGF- \times \times -3BA	100-pin plastic QFP (14 \times 20)	192 KB	8192 bytes	
μ PD784938AGF- \times \times -3BA	100-pin plastic QFP (14 \times 20)	256 KB	10496 bytes	

* 78K/IV Series Product Development





FUNCTION LIST

(1/2)

		Part Number	μPD784935A	μPD784936A	μPD784937A	μPD784938A	
Item		. art rainbol	μ. 510-1000Λ	μ. 5704000π	μι 5104001Α	μ. 5.04000Α	
Number of bas	ic inst	ructions (mnemonics)	113				
General-purp	ose r	egisters	8 bits \times 32 registers \times 8 banks, or 16 bits \times 8 registers \times 8 banks (memory map)				
Minimum instruction execution time			320 ns/636 ns/1.27 μs/2.54 μs (@6.29 MHz operation) 160 ns/320 ns/636 ns/1.27 μs (@12.58 MHz operation)				
Internal mem	nory ROM		96 KB	128 KB	28 KB 192 KB 256 KB		
		RAM	5120 bytes	6656 bytes	8192 bytes	10496 bytes	
Memory space		1 MB with program a	nd data spaces comb	ined			
I/O port		Total	80 pins				
		Input	8 pins				
	1/0		72 pins				
Pins with	LED	direct drive output	24 pins				
ancillary	Trans	sistor direct drive	8 pins				
function ^{Note}	N-ch	open drain drive	4 pins				
Real-time out	tput p	ort	4 bits \times 2, or 8 bits \times	1			
IEBus contro	ller		Internal (simple version)				
Timer/counte	r		Timer/event counter (16 bits)	 Timer counter × 1 Capture register × 1 Compare register × 2 Pulse output possible Toggle output PWM/PPG output One-shot pulse output 			
			Timer/event counter (16 bits)	mer/event counter 1: Timer counter × 1 Real-time output port 6 bits) Capture register × 1 Capture/compare register × 1 Compare register × 1			
			Timer/event counter (16 bits)	Capture/compare	Timer counter × 1 Capture register × 1 Capture/compare register × 1 Pulse output possible • Toggle output • PWM/PPG output		
			Timer 3 (16 bits):		Timer counter × 1 Compare register × 1		
Watch timer			Generates interrupt request at 0.5-second intervals (internal watch clock oscillator provided) Main clock (12.58 MHz) or watch clock (32.7 kHz) selectable as input clock				
Clock output			Selectable from fclk,	fclk/2, fclk/4, fclk/8, or	r fclk/16 (also usabl	e as 1-bit output port	
PWM output			12-bit resolution × 2 channels				
Serial interface			UART/IOE (3-wire serial I/O): 2 channels (with internal baud rate generator) CSI (3-wire serial I/O): 2 channels				
A/D converter			8-bit resolution × 8 channels				
Watchdog timer			1 channel				
ROM correction function			Internal (4 points of correction addresses can be set.)				
External expansion function			Provided (up to 1 MB)				

Note Pins with ancillary functions are included in the I/O pins.

(2/2)

	Part Number	μPD784935A	μPD784936A	μPD784937A	μPD784938A	
Item						
Standby		HALT/STOP/IDLE m	ode			
Interrupt Hardware source		27 (internal: 20, exte	ernal: 7 (sampling clock	k variable input: 1))		
	Software source	BRK instruction, BRI	KCS instruction, opera	nd error		
	Non-maskable	Internal: 1, external: 1				
	Maskable	Internal: 19, external: 6				
		Four programmable priority levels Three types of processing formats: Vectored interrupt/macro service/context switching				
Supply voltage		 V_{DD} = 4.0 to 5.5 V (@12.58 MHz operation) V_{DD} = 3.0 to 5.5 V (@6.29 MHz operation) 				
Package		100-pin plastic QFP (14 × 20)				

4

CONTENTS

1.	DIFFERENCES BETWEEN PRODUCTS IN μ PD784938A SUBSERIES	8
2.	MAJOR DIFFERENCES BETWEEN μ PD784908, μ PD784038, AND μ PD78098 SUBSERIES	9
3.	PIN CONFIGURATION (Top View)	10
4.	SYSTEM CONFIGURATION EXAMPLE (car audio system (tuner and deck))	12
5.	BLOCK DIAGRAM	13
6.	PIN FUNCTIONS	14
	6.3 Pin I/O Circuits and Recommended Connection of Unused Pins	
7.	CPU ARCHITECTURE	22 27 27 28
8.	PERIPHERAL HARDWARE FUNCTIONS. 8.1 Ports	344 36 39 40 42 43 44 45 46 48 49 50
9.	INTERRUPT FUNCTION	54 56 57 57

10. LOCAL BUS INTERFACE	60
10.1 Memory Expansion	60
10.2 Memory Space	61
10.3 Programmable Wait	62
10.4 Pseudo Static RAM Refresh Function	62
10.5 Bus Hold Function	62
11. STANDBY FUNCTION	63
12. RESET FUNCTION	64
13. REGULATOR	65
14. ROM CORRECTION	66
15. INSTRUCTION SET	67
16. ELECTRICAL SPECIFICATIONS	
17. PACKAGE DRAWINGS	
18. RECOMMENDED SOLDERING CONDITIONS	
APPENDIX A. DEVELOPMENT TOOLS	
APPENDIX B. RELATED DOCUMENTS	97



1. DIFFERENCES BETWEEN PRODUCTS IN μ PD784938A SUBSERIES

The only difference between the μ PD784935A, 784936A, 784937A, and 784938A is the internal memory capacity. The μ PD78F4938A has a 256 KB flash memory in the place of the mask ROM of the above models. Table 1-1 shows the differences between these models.

Table 1-1. Differences Between Products in μ PD784938A Subseries

Part Number	μPD784935A	μPD784936A	μPD784937A	μPD784938A	μPD78F4938A
Item					
Internal ROM	96 KB	128 KB	192 KB	256 KB	
	Mask ROM				Flash memory
Internal RAM	5120 bytes	6656 bytes	8192 bytes	10496 bytes	
Regulator	Provided	Provided			
Electrical specifications	Refer to the Data	Sheet of each produ	uct.		
Internal memory size switching register ^{Note}	None	None			
IC pin	Provided	Provided			None
V _{PP} pin	None				Provided

Note The internal flash memory capacity and internal RAM capacity can be changed by using the internal memory size switching register (IMS).


2. MAJOR DIFFERENCES BETWEEN μ PD784908, μ PD784038, AND μ PD78098 SUBSERIES

Item	Series Name	μPD784938A Subseries	μPD784908 Subseries	μPD784038 Subseries	μPD78098 Subseries
Number of basic instructions (mnemonics)		113			63
Minimum	instruction time	160 ns (@12.5 MHz operation	internally)	125 ns (@32 MHz operation)	480 ns (@6.29 MHz operation)
Memory s (program	•	1 MB			60 KB
Timer/cou	unter	16-bit timer/event coun 8-/16-bit timer/event co 8-/16-bit timer × 1 Watch timer		16-bit timer/ event counter × 1 8-/16-bit timer/ event counter × 2 8-/16-bit timer × 1	16-bit timer/ event counter × 1 8-bit timer/ event counter × 2 Watch timer
		Single clock Watch clock provided for	or watch operation.	Single clock	Dual clock
Serial into	erface	UART/IOE (3-wire serial (baud rate generator) CSI (3-wire serial I/O):	,	UART/IOE (3-wire serial I/O): 2 channels CSI (3-wire serial I/O, 2-wire serial I/O): 1 channel	UART (3-wire serial I/O): 1 channel CSI/SBI (3-wire serial I/O): 1 channel CSI (3-wire serial I/O): 1 channel
PWM out	put	12-bit resolution × 2 ch	annels	None	
D/A conv	erter	None		8-bit resolution × 2 cha	nnels
Interrupt	Hardware source	27 sources		24 sources	23 sources (with two test flags)
	Internal	20 sources		17 sources	14 sources
	External	7 sources		7 sources	7 sources
External	expansion function	Provided (up to 1 MB)			None
IEBus co	ntroller	Internal (simple version)	Not provided	Internal (complete hardware)
ROM cor	rection	Internal (4 points can be set.)	Not provided		
Supply voltage		V _{DD} = 4.0 to 5.5 V	$V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$ (mask ROM versions) $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$ (PROM versions)	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 6.0 V
Package		100-pin plastic QFP (14 × 20)	100-pin plastic QFP (14 × 20)	80-pin plastic QFP (14 \times 14) 80-pin plastic TQFP (fine pitch) (14 \times 14) 80-pin plastic WQFN (14 \times 14): μ PD78P4038 only	80-pin plastic TQFP (fine pitch) (14 \times 14) 80-pin plastic WQFN (14 \times 14): μ PD78P098A only

Note Pins with ancillary functions are included in the I/O pins.

*

3. PIN CONFIGURATION (Top View)



- Cautions 1. Connect the IC (Internally Connected) pin directly to Vss.
 - 2. Connect the AVDD pin directly to VDD.
 - 3. Connect the AVss pin directly to Vss.

A8 to A19: Address Bus
AD0 to AD7: Address/Data Bus
ANI0 to ANI7: Analog Input

ASCK, ASCK2: Asynchronous Serial Clock

ASTB: Address Strobe AV_{DD}: **Analog Power Supply** AVREF1: Reference Voltage AVss: **Analog Ground** CI: Clock Input CLKOUT: Clock Output HLDAK: Hold Acknowledge HLDRQ: Hold Request

IC: Internally Connected
INTP0 to INTP5: Interrupt from Peripherals
NMI: Non-maskable interrupt

P00 to P07: Port0 P10 to P17: Port1 P20 to P27: Port2 P30 to P37: Port3 P40 to P47: Port4 Port5 P50 to P57: P60 to P67: Port6 P70 to P77: Port7 P90 to P97: Port9 P100 to P107: Port10 PWM0, PWM1: Pulse Width Modulation Output

RD:Read StrobeREFRQ:Refresh RequestREGC:Regulator Capacitance

REGOFF: Regulator Off

RESET: Reset

RX: IEBus Receive Data

RxD, RxD2: Receive Data

SCK0 to SCK3: Serial Clock
SI0 to SI3: Serial Input
SO0 to SO3: Serial Output
TO0 to TO3: Timer Output

TX: IEBus Transmit Data

TxD, TxD2: Transmit Data
Vdd: Power Supply
Vss: Ground

WAIT: Wait


WR: Write Strobe

X1, X2: Crystal (Main System Clock)


XT1, XT2: Crystal (Watch)



4. SYSTEM CONFIGURATION EXAMPLE (car audio system (tuner and deck))



5. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities vary depending on the product.



6. PIN FUNCTIONS

6.1 Port Pins (1/2)

Pin Name	I/O	Alternate Function	Function
P00 to P07	Input/ output	_	Port 0 (P0): 8-bit I/O port. Can be used as real-time output port (4 bits × 2). Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software for pins in input mode. Can drive transistor.
P10	Input/	_	Port 1 (P1):
P11	output	_	8-bit I/O port. Input/output can be specified in 1-bit units.
P12		ASCK2/SCK2	An on-chip pull-up resistor can be specified by means of software for pins in
P13		RxD2/SI2	input mode.
P14		TxD2/SO2	Can drive LED.
P15 to 17		_	
P20	Input	NMI	Port 2 (P2):
P21		INTP0	8-bit input port. P20 connect be used as general numbers part pin (non-moskable interment).
P22		INTP1	P20 cannot be used as general-purpose port pin (non-maskable interrupt). However, input level can be checked by interrupt routine.
P23		INTP2/CI	An on-chip pull-up resistor can be specified for P22 to P27 by means of
P24		INTP3	software in 6-bit units.
P25		INTP4/ASCK/SCK1	P25/INTP4/ASCK/SCK1 pin operates as SCK1 I/O pin if so specified by
P26		INTP5	CSIM1.
P27		SI0	
P30	Input/	RxD/SI1	Port 3 (P3):
P31	output	TxD/SO1	8-bit I/O port.
P32		SCK0	 Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software for pins in
P33		SO0	input mode.
P34 to P37		TO0 to TO3	P32 and P33 can be specified for N-ch open-drain connection.
P40 to P47	Input/ output	AD0 to AD7	Port 4 (P4): • 8-bit I/O port. • Input/output can be specified in 1-bit units. • An on-chip pull-up resistor can be specified by means of software for pins in input mode. • Can drive LED.
P50 to P57	Input/ output	A8 to A15	 Port 5 (P5): 8-bit I/O port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software for pins in input mode. Can drive LED.
P60 to P63	Input/	A16 to A19	Port 6 (P6):
P64	output	RD	8-bit I/O port. Insulfaction to a propertied in 4 bit units
P65		WR	Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software for pins in
P66		WAIT/HLDRQ	input mode.
P67		REFRQ/HLDAK	

6.1 Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function
P70 to P77	Input/ output	ANI0 to ANI7	Port 7 (P7): • 8-bit I/O port.
			Input/output can be specified in 1-bit units.
P90 to P97	Input/ output	_	Port 9 (P9): 8-bit I/O port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software for pins in input mode.
P100 to P104	Input/	_	Port 10 (P10):
P105	output	SCK3	8-bit I/O port. Input/output can be specified in 1-bit units.
P106		SI3	An on-chip pull-up resistor can be specified by means of software for pins in input mode.
P107		SO3	P105 and P107 can be specified for N-ch open-drain connection.



6.2 Non-Port Pins (1/2)

Pin Name	I/O	Alternate Function	Function		
TO0 to TO3	Output	P34 to P37	Timer output		
CI	Input	P23/INTP2	Count clock input to timer/c	ounter 2	
RxD	Input	P30/SI1	Serial data input (UART0)		
RxD2		P13/SI2	Serial data input (UART2)		
TxD	Output	P31/SO1	Serial data output (UART0)		
TxD2		P14/SO2	Serial data output (UART2)		
ASCK	Input	P25/INTP4/SCK1	Baud rate clock input (UAR	ТО)	
ASCK2		P12/SCK2	Baud rate clock input (UART2)		
SI0	Input	P27	Serial data input (3-wire ser	rial I/O0)	
SI1		P30/RxD	Serial data input (3-wire ser	rial I/O1)	
SI2		P13/RxD2	Serial data input (3-wire ser	rial I/O2)	
SI3		P106	Serial data input (3-wire ser	rial I/O3)	
SO0	Output	P33	Serial data output (3-wire se	erial I/O0)	
SO1		P31/TxD	Serial data output (3-wire se	erial I/O1)	
SO2		P14/TxD2	Serial data output (3-wire se	erial I/O2)	
SO3		P107	Serial data output (3-wire se	erial I/O3)	
SCK0	Input/	P32	Serial clock input/output (3-wire serial I/O0)		
SCK1	output	P25/INTP4/ASCK	Serial clock input/output (3-wire serial I/O1)		
SCK2		P12/ASCK2	Serial clock input/output (3-wire serial I/O2)		
SCK3		P105	Serial clock input/output (3-wire serial I/O3)		
NMI	Input	P20	External interrupt requests	_	
INTP0		P21		Count clock input to timer/counter 1	
				Capture trigger signal of CR11 or CR12	
INTP1		P22		Count clock input to timer/counter 2	
				Capture trigger signal of CR22	
INTP2		P23/CI		Count clock input to timer/counter 2	
				Capture trigger signal of CR21	
INTP3		P24		Count clock input to timer/counter 0	
				Capture trigger signal of CR02	
INTP4		P25/ASCK/SCK1		_	
INTP5		P26		Conversion start trigger input of A/D converter	
AD0 to AD7	Input/	P40 to P47	Time-division address/data	bus (external memory connection)	
	output				
A8 to A15	Output	P50 to P57	Higher address bus (externa	al memory connection)	
A16 to A19	Output	P60 to P63	Higher address for address extension (external memory connection)		
RD	Output	P64	Read strobe to external memory		
WR	Output	P65	Write strobe to external memory		
WAIT	Input	P66/HLDRQ	Wait insertion		
REFRQ	Output	P67/HLDAK	Refresh pulse output to external pseudo-static memory		
HLDRQ	Input	P66/WAIT	Bus hold request input		
HLDAK	Output	P67/REFRQ	Bus hold acknowledge output		
ASTB	Output	CLKOUT	Latch timing output of time-	division address (A0 to A7) (when external	



6.2 Non-Port Pins (2/2)

Pin Name	I/O	Alternate Function	Function	
CLKOUT	Output	ASTB	Clock output	
PWM0	Output	_	PWM output 0	
PWM1	Output	_	PWM output 1	
RX	Input	_	Data input (IEBus)	
TX	Output	_	Data output (IEBus)	
REGC	_	_	Capacitor connection for regulation output stabilization/power supply when	
			regulator is stopped	
REGOFF	_	_	Regulator operation specification signal	
RESET	Input	_	Chip reset	
X1	Input	_	Crystal connection for system clock oscillation (clock can be also input to X1.)	
X2	_			
XT1	Input	_	Watch clock connection	
XT2	_	_		
ANI0 to ANI7	Input	P70 to P77	Analog voltage input for A/D converter	
AV _{REF1}	_	_	Application of reference voltage for A/D converter	
AV _{DD}			Positive power supply for A/D converter	
AVss			GND for A/D converter	
V _{DD}			Positive power supply	
Vss			GND	
IC	Input		Internally connected. Connect this pin directly to Vss (this pin is used to test	
			the IC.)	



6.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 6-1. For the input/output circuit configuration of each type, refer to **Figure 6-1**.

Table 6-1. Types of Pin Input/Output Circuits (1/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P07	5-A	Input/output	Input: Connect to VDD.
P10, P11			Output: Leave open.
P12/ASCK2/SCK2	8-A		
P13/RxD2/SI2	5-A		
P14/TxD2/SO2			
P15 to P17			
P20/NMI	2	Input	Connect to V _{DD} or V _{SS} .
P21/INTP0			
P22/INTP1	2-A		Connect to V _{DD} .
P23/INTP2/CI			
P24/INTP3			
P25/INTP4/ASCK/SCK1	8-A	Input/output	Input: Connect to VDD.
			Output: Leave open.
P26/INTP5	2-A	Input	Connect to V _{DD} .
P27/SI0			
P30/RxD/SI1	5-A	Input/output	Input: Connect to VDD.
P31/TxD/SO1			Output: Leave open.
P32/SCK0	10-A		
P33/SO0			
P34/TO0 to P37/TO3	5-A		
P40/AD0 to P47/AD7			
P50/A8 to P57/A15			
P60/A16 to P63/A19			
P64/RD			
P65/WR			
P66/WAIT/HLDRQ			
P67/REFRQ/HLDAK			
P70/ANI0 to P77/ANI7	20	Input/output	Input: Connect to VDD or Vss.
P90 to P97	5-A		Output: Leave open.
P100 to P104			
P105/SCK3	10-A		
P106/SI3	8-A		
P107/SO3	10-A		
ASTB/CLKOUT	4	Output	Leave open.
RESET	2	Input	_
IC	1		Connect directly to Vss.
XT2	_	_	Leave open.
XT1	_	Input	Connect directly to Vss.


Table 6-1. Types of Pin Input/Output Circuits (2/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection of Unused Pins
REGOFF	1	_	Connect directly to VDD.
REGC	_	_	Connect to V _{DD} .
PWM0, PWM1	3	Output	Leave open.
RX	1	Input	Connect to V _{DD} or V _{SS} .
TX	3	Output	Leave open.
AV _{REF1}	_	_	Connect to Vss.
AVss			
AVDD			Connect to V _{DD} .

Caution Connect an I/O pin to V_{DD} via a resistor of several 10 k Ω if the I/O mode of the pin is unstable (especially if the voltage on the reset pin is higher than the low-level input voltage on power application or if the mode is changed between input and output by software).

Remark The circuit type numbers are common for the 78K series and are not always sequential for one product (some circuits are not provided).

Figure 6-1. Pin Input/Output Circuits (1/2)



Data

Output disable

Comparator

Verify (threshold voltage)

Input enable

Figure 6-1. Pin Input/Output Circuits (2/2)

7. CPU ARCHITECTURE

7.1 Memory Space

A memory space of 1 MB can be accessed. Mapping of the internal data area (special function registers and internal RAM) can be selected by using the LOCATION instruction. The LOCATION instruction must be always executed after the reset signal has been cleared, and must not be used more than once.

(1) When LOCATION 0H instruction is executed

· Internal memory

The internal data area and internal ROM area are as follows:

Part Number	Internal Data Area	Internal ROM Area
μPD784935A	0EB00H to 0FFFFH	00000H to 0EAFFH 10000H to 17FFFH
μPD784936A	0E500H to 0FFFFH	00000H to 0E4FFH 10000H to 1FFFFH
μΡD784937A	0DF00H to 0FFFFH	00000H to 0DEFFH 10000H to 2FFFFH
μPD784938A	0D600H to 0FFFFH	00000H to 0D5FFH 10000H to 3FFFFH

Caution The following area of the internal ROM that overlaps the internal data area cannot be used when the LOCATION 0H instruction is executed.

Part Number	Unusable Area
μPD784935A	0EB00H to 0FFFFH (5376 bytes)
μPD784936A	0E500H to 0FFFFH (6192 bytes)
μPD784937A	0DF00H to 0FFFFH (8448 bytes)
μPD784938A	0D600H to 0FFFFH

External memory

The external memory is accessed in the external memory expansion mode.

(2) When LOCATION 0FH instruction is executed

· Internal memory


The internal data area and internal ROM area are as follows:

Part Number	Internal Data Area	Internal ROM Area
μPD784935A	FEB00H to FFFFFH	00000H to 17FFFH
μPD784936A	FE500H to FFFFFH	00000H to 1FFFFH
μPD784937A	FDF00H to FFFFFH	00000H to 2FFFFH
μPD784938A	FD600H to FFFFFH	00000H to 3FFFFH

External memory

The external memory is accessed in the external memory expansion mode.

Figure 7-1. Memory Map of μ PD784935A



- Notes 1. Accessed in the external memory expansion mode.
 - 2. 5376 bytes in this area can be used as an internal ROM area only when the LOCATION 0FH instruction is executed.
 - 3. When LOCATION 0H instruction is executed: 92928 bytes, when LOCATION 0FH instruction is executed: 98304 bytes
 - 4. Base area, or entry area used in the case of reset or interrupt. However, the internal RAM is excluded in the case of reset.

*u*PD784935A,784936A,784937A,784938A

When LOCATION 0H instruction is executed When LOCATION 0FH instruction is executed FFFFFH Special function register (SFR) FFFDF Note 1 FFFD0H FFF00l (256 bytes) 0FEFF FFEFFH FFEFF External memory Note 1 General-purpose Internal RAM (896 KB) register (6656 bytes) (128 bytes) 0FE80H FFE80H FE500H FFE7FH 0FE7FH FE4FFI 20000H 1FFFFH Internal ROM (65536 bytes) 0FE39F FFE39H 10000H Macro service control 0FFFFH Special function register (SFR) word area (42 bytes) 0FE06H FFE06H 0FFDFH 0FFD0H Note 1 (256 bytes) 0FF00H Data area (512 bytes) 0FEFFH 0FD00H FFD00H FFCFFH 0FCFFH Internal RAM Program/data area External memory Note 1 (6656 bytes) (6144 bytes) (910720 bytes) 0E500H 0E500H FE500H 1FFFFH 1FFFFH 10000H Note 2 0E4FFH Program/data area Note Note 3 01000H Internal ROM 00FFFH (58624 bytes) CALLF entry area (2 KB) 20000H 00800H 007FFH 00080H 0007FH CALLT table area Internal ROM Note (128 KB) (64 bytes) 00040H 0003FH Vector table area (64 bytes)

Notes 1. Accessed in the external memory expansion mode.

00000H

00000H

- 2. 6912 bytes in this area can be used as an internal ROM area only when the LOCATION 0FH instruction is executed.
- 3. When LOCATION 0H instruction is executed: 124160 bytes, when LOCATION 0FH instruction is executed: 131072 bytes
- 4. Base area, or entry area used in the case of reset or interrupt. However, the internal RAM is excluded in the case of reset.

00000H

Figure 7-3. Memory Map of μ PD784937A

When LOCATION 0H instruction is executed When LOCATION 0FH instruction is executed **FFFFFH** Special function register (SFR) Note 1 FFFD0H (256 bytes) External memory Note 1 0FEFFH FFEFFH FFEFFI (832 KB) General-purpose Internal RAM register (8192 bytes) 30000H (128 bytes) 2FFFFH 0FE80F FFE80H FDF00H 0FE7FH FFE7FH FDEFF Internal ROM (131072 bytes) FFE39H 0FE39H 10000H Macro service control OFFFF Special function register (SFR) word area (42 bytes) 0FE06H FFE06H 0FFDFH Note 1 0FFD0H (256 bytes) 0FF00H Data area (512 bytes) 0FEFFH 0FD00H FFD00H Internal RAM Program/data area (8192 bytes) External memory Note 1 (7680 bytes) (843520 bytes) 0DF00H 0DF00H FDF00H 0DEFFH 2FFFF 2FFFFH 10000H Note 2 0DEFFH Program/data area Note Internal ROM Note 3 01000H 30000H (57088 bytes) 00FFFH CALLF entry area (2 KB) 00800H 007FFH Internal ROM 00080H Note (192 KB) 0007FH CALLT table area (64 bytes) 00040H 0003FH Vector table area (64 bytes) 00000H 00000H 00000H

- **Notes 1.** Accessed in the external memory expansion mode.
 - 2. 8448 bytes in this area can be used as an internal ROM area only when the LOCATION 0FH instruction is executed.
 - 3. When LOCATION 0H instruction is executed: 188160 bytes, when LOCATION 0FH instruction is executed: 196608 bytes
 - 4. Base area, or entry area used in the case of reset or interrupt. However, the internal RAM is excluded in the case of reset.

Figure 7-4. Memory Map of μ PD784938A

When LOCATION 0FH instruction is executed When LOCATION 0H instruction is executed FFFFFH FFFFFH Special function register (SFR) FFFDFI FFFD0F (256 bytes) FFF00H External memory Note 1 FFEFF FFEFFH 0FEFF (768 KB) General-purpose Internal RAM register (10496 bytes) 40000H (128 bytes) 3FFFF 0FE80H FFE80H FD600H 0FE7FH FFE7FH FD5FFH Internal ROM (196608 bytes) 0FE39H FFE39H 10000H Macro service control OFFDFH Special function register (SFR) word area (42 bytes) 0FE06H FFE06H OFFDOH Note 1 (256 bytes) 0FF00H Data area (512 bytes) 0FEFFH 0FD00H FFD00H 0FCFFH Internal RAM Program/data area (10496 bytes) External memory Note 1 (9984 bytes) (775680 bytes) 0D600H 0D600H FD600H 0D5FFH 3FFFF 3FFFFH 10000H Note 2 0D5FFH Program/data area Internal ROM Note Note 3 01000H 40000H (54784 bytes) 00FFFH 3FFFF CALLF entry area (2 KB) 00800H 007FFH Internal ROM 00080H Note (256 KB) 0007FH CALLT table area (64 bytes) 00040H 0003FH Vector table area (64 bytes) 00000H 00000H 00000H

- Notes 1. Accessed in the external memory expansion mode.
 - 2. 10752 bytes in this area can be used as an internal ROM area only when the LOCATION 0FH instruction is executed.
 - 3. When LOCATION 0H instruction is executed: 251392 bytes, when LOCATION 0FH instruction is executed: 262144 bytes
 - 4. Base area, or entry area used in the case of reset or interrupt. However, the internal RAM is excluded in the case of reset.

7.2 CPU Registers

7.2.1 General-purpose registers

Sixteen 8-bit general-purpose registers are available. Two 8-bit general-purpose registers can be used in combination as a 16-bit general-purpose register. Four of the 16-bit registers can be used in combination with an 8-bit register for address extension as 24-bit address specification registers.

Eight banks of register sets are available, which can be selected by software or using the context switching function.

The general-purpose registers, except registers V, U, T, and W for address extension, are mapped to the internal RAM.




Figure 7-5. General-Purpose Register Format

Caution R4, R5, R6, R7, RP2, and RP3 can be used as X, A, C, B, AX, and BC registers, respectively, by setting the RSS bit of PSW to 1. However, use this function only when using a program written for the 78K/III series.



7.2.2 Control registers

(1) Program counter (PC)

The contents of this 20-bit counter are automatically updated as a program is executed.


Figure 7-6. Format of Program Counter (PC)



(2) Program status word (PSW)

This register holds the status of the CPU. Its contents are automatically updated as a program is executed.

Figure 7-7. Format of Program Status Word (PSW)



Note This flag is used to maintain compatibility with the 78K/III series. Keep this flag cleared to 0 except when using the software written for the 78K/III series.

(3) Stack pointer (SP)

This is a 24-bit pointer that holds the first address of the stack.

Be sure to write 0 to the higher 4 bits of this pointer.

Figure 7-8. Format of Stack Pointer (SP)

23 20 0 SP 0 0 0 0

7.2.3 Special function registers (SFRs)

The special function registers (SFRs) are registers having a special function, such as the mode registers and control registers of the on-chip peripheral hardware, and are mapped to a 256-byte space of addresses 0FF00H to 0FFFFH^{Note}.

Note This is the case when the LOCATION 0H instruction is executed. They are mapped to FFF00H to FFFFFH when the LOCATION 0FH instruction is executed.

Caution Do not access an address in this area to which no SFR is allocated. If such an address is accessed by mistake, the μ PD784938A may be deadlocked. The deadlock status can be released only by a reset.

Table 7-1 lists the special function registers (SFRs). The meanings of the symbols in this table are as follows:

•	Abbreviation Abbrev	riation of the SFR. This abbreviation is reserved for use with NEC's assem-
	bler (R	A78K4). With the C compiler (CC78K4), this abbreviation can be used as
	an sfr	variable when the #pragma sfr command is used.
•	R/WIndicat	es whether the SFR can be read or written.
	R/W	/: Read/Write
	R:	Read only
	W:	Write only
•	Bit Units for Manipulation Indicat	es the bit units in which the SFR can be manipulated. An SFR that can be

 Bit Units for Manipulation Indicates the bit units in which the SFR can be manipulated. An SFR that can be manipulated in 16-bit units can be written as operand sfrp. When specifying the SFR using an address, use the even address.

An SFR that can be manipulated in 1-bit units can be written with a bit manipulation instruction.

• After Reset Indicates the status of the register when the RESET signal is input.



Table 7-1. Special Function Register (SFR) List (1/4)

Address ^{Note}	Special Function Re	gister (SFR) Name	Abbreviation		R/W	Bit Unit	s for Mani	pulation	After Reset
						1 bit	8 bits	16 bits	
0FF00H	Port 0		P0		R/W	V	√	_	Undefined
0FF01H	Port 1					V	√	_	
0FF02H	Port 2		P2		R	V	√	_	
0FF03H	Port 3		P3		R/W	V	√	_	
0FF04H	Port 4		P4			V	√	_	
0FF05H	Port 5		P5			V	√	_	
0FF06H	Port 6		P6			V	√	_	00H
0FF07H	Port 7		P7			V	√	_	Undefined
0FF09H	Port 9		P9			√	√	_	
0FF0AH	Port 10		P10			√	√	_	
0FF0EH		Port 0 buffer register L	P0L			√	√	_	
0FF0FH	Port 0 buffer register H		P0H			√	√	_	
0FF10H	Compare register (time	r/counter 0)	CR00			_	_	√	
0FF12H	Capture/compare regist	er (timer/counter 0)	CR01			_	_	√	
0FF14H	Compare register L (tim	ner/counter 1)	CR10	CR10W		_	√	√	
0FF15H	Compare register H (tin	ner/counter 1)	_	1		_	_		
0FF16H	Capture/compare regist	er L (timer/counter 1)	CR11	CR11W		_	√	√	
0FF17H	Capture/compare regist	er H (timer/counter 1)	_			_	_		
0FF18H	Compare register L (tim	ner/counter 2)	CR20	CR20W		_	√	√	
0FF19H	Compare register H (tin	ner/counter 2)	_			_	_		
0FF1AH	Capture/compare regist	er L (timer/counter 2)	CR21	CR21W		_	√	√	
0FF1BH	Capture/compare regist	er H (timer/counter 2)	_			_	_		
0FF1CH	Compare register L (tim	ner 3)	CR30	CR30W		_	√	√	
0FF1DH	Compare register H (tin	ner 3)	_			_	_		
0FF20H	Port 0 mode register		PM0			√	√	_	FFH
0FF21H	Port 1 mode register		PM1			√	√	_	
0FF23H	Port 3 mode register		РМ3			√	√	_	
0FF24H	Port 4 mode register		PM4			√	√	_	
0FF25H	Port 5 mode register		PM5			V	√	_	
0FF26H	Port 6 mode register		PM6			√	√	_	
0FF27H	Port 7 mode register		PM7			√	√	_	
0FF29H	Port 9 mode register		PM9			√	√	_	
0FF2AH	Port 10 mode register		PM10			√	√	_	1
0FF2EH	Real-time output port c	ontrol register	RTPC			√	√	_	00H
0FF30H	Capture/compare contro	ol register 0	CRC0			_	√	_	10H
0FF31H	Timer output control reg	gister	TOC			√	√	_	00H
0FF32H	Capture/compare contro	ol register 1	CRC1			_	√	_	1
0FF33H	Capture/compare contro	ol register 2	CRC2			_	√	_	10H

Note This is the case when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, "F0000H" is added to this value.

Table 7-1. Special Function Register (SFR) List (2/4)

Address ^{Note}	Special Function Register (SFR) Name	Abbreviation		R/W	Bit Unit	s for Mani	pulation	After Reset
					1 bit	8 bits	16 bits	
0FF36H	Capture register (timer/counter 0)	CR02	CR02		_	_	√	0000H
0FF38H	Capture register L (timer/counter 1)	CR12	CR12W		_	√	√	
0FF39H	Capture register H (timer/counter 1)	_			_	_		
0FF3AH	Capture register L (timer/counter 2)	CR22	CR22W		_	√	√	
0FF3BH	Capture register H (timer/counter 2)	_			_	_		
0FF41H	Port 1 mode control register	PMC1		R/W	√	√	_	00H
0FF43H	Port 3 mode control register	РМС3			√	√	_	
0FF4AH	Port 10 mode control register	PMC1	0		√	√	_	
0FF4EH	Pull-up resistor option register L	PUOL			√	√	_	
0FF4FH	Pull-up resistor option register H	PUOH			√	√	_	
0FF50H	Timer register 0	TMO		R	_	_	√	0000H
0FF51H					_	_	1	
0FF52H	Timer register 1	TM1	TM1W		_	√	√	
0FF53H		_			_	_	1	
0FF54H	Timer register 2	TM2	TM2W		_	√	√	
0FF55H		_			_	_	1	
0FF56H	Timer register 3	ТМЗ	TM3W		_	√	√	
0FF57H		_			_	_	1	
0FF5CH	Prescaler mode register 0	PRM0		R/W	_	√	_	11H
0FF5DH	Timer control register 0	TMC0			√	√	_	00H
0FF5EH	Prescaler mode register 1	PRM1			_	√	_	11H
0FF5FH	Timer control register 1	TMC1			√	√	_	00H
0FF68H	A/D converter mode register	ADM			√	√	_	00H
0FF6AH	A/D conversion result register	ADCR		R	_	√	_	Undefined
0FF6CH	A/D current cut select register	IEAD		R/W	√	√	_	00H
0FF6FH	Watch timer mode register	WM			√	√	_	
0FF70H	PWM control register	PWMC)		√	√	_	05H
0FF71H	PWM prescaler register	PWPF	?		_	√	_	00H
0FF72H	PWM modulo register 0	PWMC)		_	_	√	Undefined
0FF74H	PWM modulo register 1	PWM1			_	_	√	
0FF78H	ROM correction control register	CORC	;		√	√	_	00H
0FF79H	ROM correction address pointer H	CORAH			_	√	_	
0FF7AH	ROM correction address pointer L	CORA	CORAL		_	_	√	0000H
0FF7DH	One-shot pulse output control register	OSPC			√	√	_	00H
0FF80H	Clocked serial interface mode register 3	CSIM3			√	√	_	
0FF82H	Clocked serial interface mode register	CSIM			√	√	_	
0FF84H	Clocked serial interface mode register 1	CSIM1			√	√	_	
0FF85H	Clocked serial interface mode register 2	CSIM2	2		√	V	_	1
0FF86H	Serial shift register	SIO			_	√	_	Undefined

Note This is the case when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, "F0000H" is added to this value.

Table 7-1. Special Function Register (SFR) List (3/4)

AddressNote 1	Iress ^{Note 1} Special Function Register (SFR) Name Abbreviation		R/W	Bit Unit	s for Mani	pulation	After Reset	
					1 bit	8 bits	16 bits	
0FF88H	Asynchronous serial interface mode register	ASIM		R/W	$\sqrt{}$	√	_	00H
0FF89H	Asynchronous serial interface mode register 2	ASIM2			$\sqrt{}$	√	_	
0FF8AH	Asynchronous serial interface status register	ASIS		R	$\sqrt{}$	√	_	
0FF8BH	Asynchronous serial interface status register 2	ASIS2			$\sqrt{}$	√	_	
0FF8CH	Serial receive buffer: UART0	RXB				√	_	Undefined
	Serial transmit shift register: UART0	TXS		W	_	√	_	
	Serial shift register: IOE1	SIO1		R/W	_	√	_	
0FF8DH	Serial receive buffer: UART2	RXB2		R	_	√	_	
	Serial transmit shift register: UART2	TXS2		W	_	√	_	
	Serial shift register: IOE2	SIO2		R/W	_	√	_	
0FF8EH	Serial shift register 3: IOE3	SIO3			_	√	_	
0FF90H	Baud rate generator control register	BRGC			_	√	_	00H
0FF91H	Baud rate generator control register 2	BRGC	2		_	√	_	
0FFA0H	External interrupt mode register 0	INTM0			√	√	_	
0FFA1H	External interrupt mode register 1	INTM1			√	√	_	
0FFA4H	Sampling clock select register	SCS0			_	√	_	
0FFA8H	In-service priority register	ISPR		R	√	√	_	
0FFAAH	Interrupt mode control register	IMC		R/W	√	√	_	80H
0FFACH	Interrupt mask register 0L	MK0L	MK0		√	√	√	FFFFH
0FFADH	Interrupt mask register 0H	MK0H			√	√		
0FFAEH	Interrupt mask register 1L	MK1L	MK1		√	√	√	
0FFAFH	Interrupt mask register 1H	MK1H			√	√		
0FFB0H	Bus control register	BCR			√	√	_	00H
0FFB2H	Unit address register	UAR			_	_	√	0000H
0FFB4H	Slave address register	SAR			_	_	√	
0FFB6H	Partner address register	PAR		R	_	_	√	
0FFB8H	Control data register	CDR		R/W	_	√	_	01H
0FFB9H	Message length register	DLR			_	√	_	
0FFBAH	Data register	DR			_	√	_	00H
0FFBBH	Unit status register	USR		R	√	√	_	
0FFBCH	Interrupt status register	ISR		R/W	√	V	_	
0FFBDH	Slave status register	SSR		R	√	V	_	41H
0FFBEH	Success count register	SCR		1	_	√	_	01H
0FFBFH	Communication count register	CCR		1	_	√	_	20H
0FFC0H	Standby control register	STBC		R/W	_	√ Note 2	_	30H
0FFC2H	Watchdog timer mode register	WDM		1	_	√ Note 2	_	00H

Notes 1. This is the case when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, "F0000H" is added to this value.

2. Data can be written to these registers only by using dedicated instructions MOV STBC, #byte and MOV MDM, #byte. Other instructions cannot be used.

Table 7-1. Special Function Register (SFR) List (4/4)

AddressNote 1	Special Function Register (SFR) Name	Abbreviation	R/W	Bit Unit	s for Mani	pulation	After Reset
				1 bit	8 bits	16 bits	
0FFC4H	Memory expansion mode register	MM	R/W	$\sqrt{}$	√	_	20H
0FFC5H	Hold mode register	HLDM		$\sqrt{}$	√	_	00H
0FFC6H	Clock output mode register	CLOM		$\sqrt{}$	√	_	
0FFC7H	Programmable wait control register 1	PWC1] [_	√	_	AAH
0FFC8H	Programmable wait control register 2	PWC2] [_	_	√	AAAAH
0FFCCH	Refresh mode register	RFM		$\sqrt{}$	√	_	00H
0FFCDH	Refresh area specification register	RFA		$\sqrt{}$	√	_	
0FFCFH	Oscillation stabilization time specification register	OSTS] [_	√	_	
0FFD0H-	External SFR area	_] [√	√	_	_
0FFDFH							
0FFE0H	Interrupt control register (INTP0)	PIC0]	√	√	_	43H
0FFE1H	Interrupt control register (INTP1)	PIC1]	√	√	_	
0FFE2H	Interrupt control register (INTP2)	PIC2]	V	√	_	
0FFE3H	Interrupt control register (INTT3)	PIC3] [√	√	_	
0FFE4H	Interrupt control register (INTC00)	CIC00] [√	√	_	
0FFE5H	Interrupt control register (INTC01)	CIC01]	√	√	_	
0FFE6H	Interrupt control register (INTC10)	CIC10]	√	√	_	
0FFE7H	Interrupt control register (INTC11)	CIC11	1	√	√	_	
0FFE8H	Interrupt control register (INTC20)	CIC20	1	V	√	_	
0FFE9H	Interrupt control register (INTC21)	CIC21]	√	√	_	
0FFEAH	Interrupt control register (INTC30)	CIC30]	√	√	_	
0FFEBH	Interrupt control register (INTP4)	PIC4]	√	√	_	
0FFECH	Interrupt control register (INTP5)	PIC5	1	√	√	_	
0FFEDH	Interrupt control register (INTAD)	ADIC	1	√	√	_	
0FFEEH	Interrupt control register (INTSER)	SERIC	1	√	√	_	
0FFEFH	Interrupt control register (INTSR)	SRIC]	√	√	_	
	Interrupt control register (INTCSI1)	CSIIC1]	√	√	_	
0FFF0H	Interrupt control register (INTST)	STIC	1	√	√	_	
0FFF1H	Interrupt control register (INTCSI)	CSIIC	1	√	√	_	
0FFF2H	Interrupt control register (INTSER2)	SERIC2	1	√	√	_	
0FFF3H	Interrupt control register (INTSR2)	SRIC2	1	√	√	_	
	Interrupt control register (INTCSI2)	CSIIC2]	V	√	_	1
0FFF4H	Interrupt control register (INTST2)	STIC2		V	√	_]
0FFF6H	Interrupt control register (INTIE1)	IEIC1		V	√	_]
0FFF7H	Interrupt control register (INTIE2)	IEIC2		V	√	_	1
0FFF8H	Interrupt control register (INTW)	WIC	1	√	√	_	1
0FFF9H	Interrupt control register (INTCSI3)	CSIIC3		√	√	_	1
0FFFCH	Internal memory size switching register ^{Note 2}	IMS	1		√	_	FFH

Notes 1. This is the case when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, "F0000H" is added to this value.

2. Writing this register is meaningful only with the μ PD78F4938A.

8. PERIPHERAL HARDWARE FUNCTIONS

8.1 Ports

The ports shown in Figure 8-1 are provided for various control operations. The function of each port is as shown in Table 8-1. On-chip pull-up resistors can be specified for ports 0 to 6, 9, and 10 by means of software.

Figure 8-1. Port Configuration




Table 8-1. Port Functions

Port Name	Pin Name	Function	Software Specification of Pull-up Resistor
Port 0	P00 to P07	 Input/output can be specified in 1-bit units. Can also operate as a 4-bit real-time output port (P00 to P03, P04 to P07). Can drive a transistor. 	Pull-up resistors can be specified for the pins in input mode all at once.
Port 1	P10 to P17	Input/output can be specified in 1-bit units.Can drive an LED.	Pull-up resistors can be specified for the pins in input mode all at once.
Port 2	P20 to P27	Input port	Pull-up resistors can be specified in 6-bit units (P22 to P27).
Port 3	P30 to P37	 Input/output can be specified in 1-bit units. P32/SCK0 and P33/SO0 pins can be used as N-ch open-drain pins. 	Pull-up resistors can be specified for the pins in input mode all at once.
Port 4	P40 to P47	Input/output can be specified in 1-bit units.Can drive an LED.	Pull-up resistors can be specified for the pins in input mode all at once.
Port 5	P50 to P57	Input/output can be specified in 1-bit units.Can drive an LED.	Pull-up resistors can be specified for the pins in input mode all at once.
Port 6	P60 to P67	Input/output can be specified in 1-bit units.	Pull-up resistors can be specified for the pins in input mode all at once.
Port 7	P70 to P77	Input/output can be specified in 1-bit units.	_
Port 9	P90 to P97	Input/output can be specified in 1-bit units.	Pull-up resistors can be specified for the pins in input mode all at once.
Port 10	P100 to P107	 Input/output can be specified in 1-bit units. P105/SCK3 pin and P107/SO3 pin can be used as N-ch open-drain pins. 	Pull-up resistors can be specified for the pins in input mode all at once.

► INTW interrupt signal

8.2 Clock Generator

This circuit generates a clock necessary for operation. It is also provided with a frequency divider. When high-speed operation is not necessary, the power consumption can be lowered by reducing the internal operating frequency.

Clocked synchronous 3-wire serial I/O (CSI) Asynchronous serial I/O (UART/IOE) INTP0 noise eliminator Oscillation stabilization timer STBC.4,5 Timer/counter fxx/8 fxx Oscillator 1/2 1/2 1/2 fxx/4 Selector **f**CLK To each CPU fxx/2 peripheral circuit STBC.7 Selector Operation clock of IEBus controller Note 0

Watch timer Note

Figure 8-2. Block Diagram of Clock Generator

Note Be sure to set bit 7 of the standby control register (STBC) to 1 when using the main clock.

Remark fxx: Oscillation frequency


fclk: Internal operating frequency

Watch clock

Main clock

Figure 8-3. Example of Using Oscillator

Crystal/ceramic oscillation



Caution When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

The subsystem oscillator has a low amplification factor so as to lower the current consumption and is more susceptible to noise than the main system clock oscillator. When using the subsystem clock circuit, therefore, utmost care must be exercised in wiring the circuit.

If the oscillator does not operate correctly, the microcontroller cannot operate correctly, either. Consult the oscillator manufacturer if you need an oscillation frequency at high accuracy.




Figure 8-4. Notes on Connecting Resonator

Cautions 1. Keep the oscillator as close to the X1 and X2 (XT1 and XT2) pins as possible.

2. Do not pass any other signal lines through the region indicated by the dotted line.

8.3 Real-Time Output Port

The real-time output port outputs the data stored in the buffer in synchronization with the match interrupt of timer/counter 1 or an external interrupt. As a result, it can output pulses without jitter.

Therefore, this port is ideal for applications where different patterns are output at different intervals (such as open loop control of a stepper motor).

The real-time output port consists mainly of port 0 and the port 0 buffer registers (P0H and P0L) as shown in Figure 8-5.

Internal bus 8 4 Real-time output port Buffer registers control register 8 (RTPC) P0H P₀L INTP0 (from external device) 4 4 Output trigger INTC10 (from timer/counter 1) control circuit INTC11 (from timer/counter 1) -Output latch (P0)

Figure 8-5. Block Diagram of Real-Time Output Port



8.4 Timers/Counters

Three timer/event counters and one timer are provided.

In addition, because seven interrupt requests are supported, the timer/counters and timer can be used as seven timer/counters.

Table 8-2. Operations of Timers/Counters


Item	Name	Timer/Event Counter 0	Timer/Event Counter 1	Timer/Event Counter 2	Timer 3
Count width	8 bits	_	√	√	√
	16 bits	√	√	√	√
Operation mode	Interval timer	2ch	2ch	2ch	1ch
	External event counter	√	√	√	_
	One-shot timer	_	_	√	_
Function	Timer output	2ch	_	2ch	_
	Toggle output	√	_	√	_
	PWM/PPG output	√	_	√	_
	One-shot pulse outputNote	√	_	_	_
	Real-time output	_	√	_	_
	Pulse width measurement	1 input	1 input	2 inputs	_
	Number of interrupt requests	2	2	2	1

Note The one-shot pulse output function is used to make a pulse output level active by software and inactive by hardware (interrupt request signal).


This function is different from the one-shot timer function of timer/event counter 2 in nature.

Figure 8-6. Block Diagram of Timers/Counters


Timer/event counter 0




Timer/event counter 1



Timer/event counter 2



Timer 3



Remark OVF: Overflow flag



8.5 Watch Timer

The count clock to be input to the watch timer can be selected from the main clock (12.58 MHz) or watch clock (32.768 kHz) by using a control register. The watch clock is input only to the watch timer and not to the CPU or other peripheral circuits. Therefore, the operation speed of the CPU cannot be slowed down by the watch clock.

The watch timer generates an interrupt signal (INTW) at intervals of 0.5 seconds^{Note} by dividing the count clock. At the same time, it also sets an interrupt request flag (WIF) (bit 7 of the interrupt control register (WIC)).

The interval of generating INTW can be changed to about 1 ms by changing the mode (fast forward mode: 512 times faster than the normal mode).

When the main clock is selected as the count clock, the watch timer stops its operation in the STOP mode and IDLE mode. In the HALT mode, however, it continues operating. When the watch clock is selected as the count clock, the watch timer can continue operating in any of the STOP, IDLE, and HALT modes. The operation of the watch clock oscillator is controlled by the watch timer mode register (WM).

The watch timer of the μ PD784938A does not have a buzzer output function.

Note This doesn't mean the first INTW occurs within 0.5 seconds after the operation has been enabled.

Selection of Count Clock Normal Operation Mode Types of Standby Modes HALT mode STOP mode IDLE mode Main clock Can operate Can operate Stops Stops Watch clock Can operate Can operate Can operate Can operate

Table 8-3. Relation Between Count Clock and Watch Timer Operation

The watch timer consists of a frequency divider that divides the count clock by three and a counter that divides the output of the frequency divider by 2¹⁴. As the count clock, select a signal resulting from dividing the internal system clock by 128 or the signal from the watch clock oscillator.

WM.3 reset 5 , 6 10 11 12 13 Main clock 1/3 fxx/128 divider Counter Counter INTW Watch clock oscillator WM.2 ON/OFF WM.6 STBC.7 WM.7 (Set by instruction when main clock (12.58 MHz) is used)

Figure 8-7. Block Diagram of Watch Timer

8.6 PWM Output (PWM0, PWM11)

Two PWM (pulse width modulation) output circuits with a resolution of 12 bits are provided. The active level of each PWM output channel can be selected independently of the other channel. The PWM output is ideal for controlling the speed of a DC motor.




Figure 8-8. Block Diagram of PWM Output Unit

Remark n = 0 or 1

8.7 A/D Converter

An analog-to-digital (A/D) converter having 8 multiplexed analog input lines (ANI0 to ANI7) is provided.

This A/D converter is of the successive approximation type, and the result of conversion is stored in an 8-bit A/D conversion result register (ADCR). Therefore, conversion can be carried out with a high accuracy.

The A/D conversion operation can be started in the following two modes:

- Hardware start: Conversion is started by trigger input (INTP5).
- Software start: Conversion is started by setting a bit of the A/D converter mode register (ADM).

After the conversion has been started, the following two operation modes can be selected.

- Scan mode: Two or more analog input pins are sequentially selected to convert multiple signals.
- · Select mode: Only one analog input pin is used to successively convert one signal.

These operations modes are selected and conversion is stopped by ADM.

When the result of conversion is transferred to ADCR, the interrupt request INTAD is generated. By using this interrupt and a macro service, the converted values can be successively transferred to memory.

- Cautions 1. Apply the same voltage as the supply voltage (AVDD) to the reference voltage input pin (AVREF1) of this product.
 - 2. When port 7 is used both as an output port and A/D input lines, do not manipulate the output port while A/D conversion is in progress.




Figure 8-9. Block Diagram of A/D Converter

8.8 Serial Interface


Four independent serial interface channels are provided.

- Asynchronous serial interface (UART)/3-wire serial I/O (IOE) × 2
- Clocked serial interface (CSI) × 2
 - 3-wire serial I/O (IOE)

Therefore, communication with an external device and internal, local communication within the system can be performed simultaneously (refer to **Figure 8-10**).

Figure 8-10. Example of Serial Interface

UART + 3-wire serial I/O + 2-wire serial I/O



Note Handshake line

8.8.1 Asynchronous serial interface/3-wire serial I/O (UART/IOE)

Two serial interface channels that can select an asynchronous serial interface mode and 3-wire serial I/O mode are available.

(1) Asynchronous serial interface mode


In this mode, 1-byte data is transmitted or received after a start bit.

Because an internal baud rate generator is available, communication can be performed at a wide range of baud rates

In addition, the baud rate can be defined by dividing the clock input to the ASCK pin.

When the baud generator is used, a MIDI Standard baud rate (31.25 kbps) can be also obtained.

Figure 8-11. Block Diagram in Asynchronous Serial Interface Mode



Remark fxx: Oscillation frequency

n = 0 to 11


m = 16 to 30

(2) 3-wire serial I/O mode

In this mode, the master device makes the serial clock active and starts transmission. One byte of data is communicated in synchronization with this clock.

This interface mode is to communicate with a device with a conventional clocked serial interface. Basically, communication is established by using three lines: serial clock (\overline{SCK}) and serial data (SI and SO). Generally, a handshake line is necessary for checking the communication status.

Figure 8-12. Block Diagram in 3-Wire Serial I/O Mode



Remark fxx: Oscillation frequency

n = 0 to 11

m = 1, or 16 to 30



8.8.2 Clocked serial interface (CSI)

In this mode, the master device makes the serial clock active and starts transmission. One byte of data is communicated in synchronization with this clock.

Figure 8-13. Block Diagram of Clocked Serial Interface

Remark fxx: Oscillation frequency

n = 0 or 3

• 3-wire serial I/O mode

This mode is used to communicate with a device having a conventional clocked serial interface. Basically, communication is performed by using three lines: serial clock (\overline{SCKn}) and serial data (SIn and SOn) (n = 0 or 3).


Generally, a handshake line is necessary for checking the communication status.

8.9 Clock Output Function

The operating clock of the CPU can be divided and output to an external device. The line that outputs the divided clock can be also used as a 1-bit port.

When this function is used, the local bus interface cannot be used, because the ASTB and CLKOUT pins are multiplexed.

Figure 8-14. Block Diagram of Clock Output Function



8.10 Edge Detection Function

The interrupt input pins (NMI and INTP0 to INTP5) are used to input trigger signals for the on-chip hardware units, as well as to input interrupt requests. Because these pins operate at the edge of an input signal, they are provided with a function to detect edges. In addition, these pins also have a noise eliminator function to prevent erroneous detection of an edge due to noise.

Table 8-4. Noise Elimination of Interrupt Input Pins


Pin Name	Detectable Edge	Noise Rejection
NMI	Either rising or falling edge	By analog delay
INTP0 to INTP3	Either or both rising or falling edge	By clock sampling ^{Note}
INTP4, INTP5		By analog delay

Note INTP0 can select a sampling clock.

8.11 Watchdog Timer

A watchdog timer is provided to detect inadvertent program loop of the CPU. This watchdog timer generates a non-maskable interrupt request unless it is cleared by software within specified interval time. Once the watchdog timer has been enabled to operate, it cannot be stopped by software. It can be specified whether the interrupt request from the watchdog timer or the interrupt request from the NMI pin takes precedence.

Figure 8-15. Block Diagram of Watchdog Timer



8.12 Simplified IEBus Controller

The μ PD784938A has a newly developed IEBus controller. The functions of this controller are limited compared with the IEBus interface function (provided to the 78K/0 Series) of conventional microcontrollers.

Table 8-5 compares the simplified IEBus interface of the μ PD784938A and the conventional IEBus interface.

Table 8-5. Comparison Between Conventional IEBus Interface and Simplified IEBus Interface

Item	Conventional Model (IEBus of 78K/0)	Simplified IEBus
Communication mode	Mode 0, mode 1, mode 2	Fixed to mode 1
Internal system clock	6.0 (6.29) MHz	
Internal buffer size	Transmit buffer: 33 bytes (FIFO) Receive buffer: 40 bytes (FIFO) Up to 4 frames can be received.	Transmit/receive register: 1 byte
CPU processing	Preprocessing before start of communication (data setting) Setting and managing each communication status Data write to transmit buffer Data read from receive buffer	Preprocessing before start of communication (data setting) Setting and managing each communication status 1-byte data write processing 1-byte data read processing Management of transmission such as slave status Multiple frame management, re-master request processing
Hardware processing	Bit processing (modulation/demodulation, error detection) Field processing (generation/management) Arbitration result detection Parity processing (generation/error detection) Automatic returning of ACK/NACK Automatic data re-transmission processing Automatic re-master processing Automatic transmission processing such as slave status Multiple frame reception processing	Bit processing (modulation/demodulation, error detection) Field processing (generation/management) Arbitration result detection Parity processing (generation/error detection) Automatic returning of ACK/NACK Automatic data re-transmission processing

CPU interface block 8 8 8 8 8 8 8 8 8 12 UAR(12) BCR(8) SAR(12) PAR(12 CDR(8) DLR(8) DR(8) USR(8) SCR(8) ISR(8) SSR(8) CCR(8 Internal registers ₹8 **18 18**} 8 **48**7 8 8 8 Internal bus 8 $\overline{\mathsf{RX}} \odot$ NF MPX PSR(8 bits) 12-bit latch Interrupt **INT** request (vector, macro control TX/RX Comparator service) circuit Parity generation error detection Conflict detection Interrupt control block $\overline{\mathsf{TX}} \odot$ MPX ĀCK generation IEBus interface block 5 Internal bus R/W CLK-Field processing block Bit processing block

Figure 8-16. Block Diagram of IEBus Controller

• Hardware configuration and function

The IEBus internally consists of the following six blocks:

- · CPU interface block
- Interrupt control block
- · Internal registers
- · Bit processing block
- · Field processing block
- IEBus interface block

<CPU interface block>

This control block interfaces the CPU (78K/IV) with the IEBus.

<Interrupt control block>

This block passes interrupt request signals from the IEBus to the CPU.

<Internal registers>

These registers specify the data in each field of the control register that controls the IEBus.

<Bit processing block>

This block generates and disassembles bit timing, and mainly consists of a bit sequence ROM, 8-bit preset timer, and decision unit.

<Field processing block>

This block generates each field in a communication frame, and mainly consists of a field sequence ROM, 4-bit down counter, and decision unit.

<IEBus interface block>

This block is used to interface with an external driver/receiver, and mainly consists of a noise filter, shift register, conflict detection unit, parity detection unit, parity generator, and ACK/NACK generator.

9. INTERRUPT FUNCTION

To service an interrupt, the three servicing formats shown in Table 9-1 can be selected in software.

Table 9-1. Interrupt Request Servicing

Servicing Mode	Main Body of Servicing Routine	Servicing	Contents of PC and PSW
Vectored interrupt	Software	Branches to and executes servicing routine (any servicing).	Saves to and restores from stack.
Context switching		Automatically selects register bank, and branches to and executes servicing routine (any servicing).	Saves to or restores from fixed area in register bank.
Macro service	Firmware	Executes data transfer between memory and I/O (servicing is fixed).	Held

9.1 Interrupt Sources

The sources of interrupts include the 27 sources listed in Table 9-2, execution of the BRK or BRKCS instruction, and operand errors.

Four interrupt priority levels can be selected, so that nesting of interrupts can be controlled and that two or more interrupt requests that are simultaneously generated can be controlled. When a macro service is used, however, nesting always progresses (is not kept pending).

The default priority determines the priorities of the servicing of two or more interrupt requests that are generated at the same time (fixed priorities) (refer to **Table 9-2**).

Table 9-2. Interrupt Sources

Type Default			Internal/	Macro	
	Priority	Name	Trigger	External	Service
Software —		BRK instruction	Execution of instruction	_	_
		BRKCS instruction	Execution of instruction		
		Operand error	If result of exclusive-OR of operands byte and byte is not FFH when MOV STBC, #byte, MOV WDM, #byte, or LOCATION instruction is executed		
Non-	_	NMI	Detection of pin input edge	External	_
maskable		WDT	Overflow of watchdog timer	Internal	
Maskable	0 (highest)	INTP0	Detection of pin input edge (TM1/TM1W capture trigger)	External	√
	1	INTP1	Detection of pin input edge (TM2/TM2W capture trigger)		
	2	INTP2	Detection of pin input edge (TM2/TM2W event counter input)		
	3	INTP3	Detection of pin input edge (TM0 capture trigger)		
	4	INTC00	Generation of TM0 to CR00 matching signal	Internal	√
	5	INTC01	Generation of TM0 to CR01 matching signal		
	6	INTC10	Generation of TM1 to CR10 matching signal (in 8-bit operation mode) Generation of TM1W to CR10W matching signal (in 16-bit operation mode)		
	7	INTC11	Generation of TM1 to CR11 matching signal (in 8-bit operation mode) Generation of TM1W to CR11W matching signal (in 16-bit operation mode)		
	8	INTC20	Generation of TM2 to CR20 matching signal (in 8-bit operation mode) Generation of TM2W to CR20W matching signal (in 16-bit operation mode)		
	9	INTC21	Generation of TM2 to CR21 matching signal (in 8-bit operation mode) Generation of TM2W to CR21W matching signal (in 16-bit operation mode)		
	10	INTC30	Generation of TM3 to CR30 matching signal (in 8-bit operation mode) Generation of TM3W to CR30W matching signal (in 16-bit operation mode)		
	11	INTP4	Detection of pin input edge	External	√
	12	INTP5	Detection of pin input edge		
	13	INTAD	End of A/D conversion (transfer of ADCR)	Internal	√
	14	INTSER	Occurrence of ASI0 reception error	1	_
	15	INTSR	End of ASI0 reception or end of CSI1 transfer]	√
		INTCSI1			
	16	INTST	End of ASI0 transmission		
	17	INTCSI	End of CSI0 transfer		
	18	INTSER2	Occurrence of ASI2 reception error		_
	19	INTSR2	End of ASI2 reception or end of CSI2 transfer	1	√
		INTCSI2			
	20	INTST2	End of ASI2 transmission	1	
	21	INTIE1	IEBus data access request	1	
	22	INTIE2	Occurrence of IEBus communication error and start/end of communication	1	
	23	INTW	Watch timer output	1	
	24 (lowest)	INTCSI3	End of CSI3 transfer	1	

Remark ASI: Asynchronous serial interface

CSI: Clocked serial interface



9.2 Vectored Interrupt

If an interrupt occurs, execution branches to the interrupt routine, using the contents of the vector table address corresponding to the interrupt source as the branch destination address.

The following operations are performed so that the CPU executes interrupt servicing.

- When execution branches: Saves the status of the CPU (contents of PC and PSW) to stack
- When execution returns: Restores the status of the CPU (contents of PC and PSW) from stack

To return execution from an interrupt routine to the main routine, the RETI instruction is used. The branch destination address must be in the range 0 to FFFFH.

Table 9-3. Vector Table Address

Interrupt Source	Vector Table Address
BRK instruction	003EH
Operand error	003CH
NMI	0002H
WDT	0004H
INTP0	0006H
INTP1	0008H
INTP2	000AH
INTP3	000CH
INTC00	000EH
INTC01	0010H
INTC10	0012H
INTC11	0014H
INTC20	0016H
INTC21	0018H
INTC30	001AH
INTP4	001CH
INTP5	001EH
INTAD	0020H
INTSER	0022H
INTSR	0024H
INTCSI1	
INTST	0026H
INTCSI	0028H
INTSER2	002AH
INTSR2	002CH
INTCSI2	
INTST2	002EH

Interrupt Source	Vector Table Address			
INTIE1	0032H			
INTIE2	0034H			
INTW	0036H			
INTCSI3	0038H			

9.3 Context Switching

Context switching is a function used to select a specific register bank by hardware when an interrupt request is generated or when the BRKCS instruction is executed. Program execution then branches to the vector address stored in advance in the register bank and, at the same time, the current contents of the program counter (PC) and program status word (PSW) are temporarily stored in the register bank.

The branch destination address is in the range 0 to FFFFH.

Register bank 0000B (0 to 7) <7> Transfer Register bank n (n = 0 to 7) PC19-16 PC15-0 Α Χ В С <6> Exchange R5 R4 <2> Save (bits 8 to 11 of R7 R6 temporary register) <5> Save V VP UP U <3> Register bank selection Temporary register (RBS0-RBS2 ← n) Т D Ε (RSS **-** 0) Н L W ΙE <1> Save **PSW**

Figure 9-1. Context Switching Operation When an Interrupt Request Is Generated

9.4 Macro Service

A macro service is a function used to transfer data between memory and a special function register (SFR) without the intervention of the CPU. A macro service controller accesses memory and SFR in the same transfer cycle, and directly transfers data without loading it.

Because it is not necessary to save or restore the status of the CPU or to load data, data can be transferred at high speed using this function.





Figure 9-2. Macro Service




9.5 Application Examples of Macro Service

(1) Transmit operation of serial interface



Each time a macro service request (INTST) is generated, the next transmit data is transferred from memory to TXS. When data n (last byte) is transferred to TXS (when the transmit data storage buffer becomes empty), a vectored interrupt request (INTST) is generated.


(2) Receive operation of serial interface



Each time a macro service request (INTSR) is generated, the receive data is transferred from RXB to memory. When data n (last byte) is transferred to memory (when no more vacant area is available in the receive data storage buffer), a vectored interrupt request (INTSR) is generated.

(3) Real-time output port

INTC10 and INTC11 are used as the output triggers of the real-time output port. The macro service corresponding to these interrupts can set the next output pattern and interval at the same time. Therefore, INTC10 and INTC11 can control two stepper motors independently. The real-time output port can be also used to control PWM and a DC motor.



Each time a macro service request (INTC10) is generated, the pattern and timing are transferred to a buffer register (P0L) and a compare register (CR10), respectively. If the contents of the timer register 1 (TM1) coincide with those of CR10, the next INTC10 is generated, and at the same time, the contents of P0L are sent to the output latch. When Tn (last byte) is transferred, a vectored interrupt request (INTC10) is generated. The same applies to INTC11.

10. LOCAL BUS INTERFACE

The local bus interface is used to connect an external memory or I/O (memory mapped I/O), supporting a memory space of 1 MB (refer to **Figure 10-1**).




Figure 10-1. Example of Local Bus Interface


10.1 Memory Expansion

The memory space can be expanded in seven steps, from 256 bytes to 1 MB, by connecting an external program memory or data memory.

10.2 Memory Space

The 1 MB memory space is divided into eight areas by logical addresses. Each of these areas can be controlled by using the programmable wait function and pseudo static RAM refresh function.

Figure 10-2. Memory Space



10.3 Programmable Wait

The memory space can be divided into eight areas. Wait cycles can be inserted while the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are active for each of these areas independently. Therefore, even when memory with a different access times is connected, the efficiency of the entire system does not drop.

In addition, an address wait function that extends the active period of the ASTB signal to ensure the lapse of address decode time is also available (this function can be used on the entire memory space).

10.4 Pseudo Static RAM Refresh Function

The refresh operations include the following operations:

- · Pulse refresh
 - A bus cycle that outputs a refresh pulse to the REFRQ pin is inserted at specific intervals. The memory is divided into eight areas. When a specified area is accessed, the refresh pulse can be output from the REFRQ pin, so that the ordinary memory access is not kept waiting by the refresh cycle.
- Power-down self-refresh
 The contents of the pseudo static RAM are retained by outputting a low level to the REFRQ pin in the standby mode.

10.5 Bus Hold Function

The bus hold function facilitates connection of a DMA controller. When a bus hold request signal (HLDRQ) is received from an external bus master, and once the bus cycle under execution is completed, the address bus, address/data bus, and ASTB, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ pins go into a high-impedance state. The bus hold acknowledge signal (HLDAK) is made active, and the bus is released to the external bus master.

When the bus hold function is used, the external wait function and pseudo static RAM refresh function cannot be used.

11. STANDBY FUNCTION


The standby function is used to reduce the power consumption of the chip and can be used in the following modes:

- HALT mode: In this mode, the operation clock of the CPU is stopped. This mode can reduce the average
 power consumption when used in combination with the normal operation mode for intermittent
 operation.
- IDLE mode: In this mode, the operation of the oscillator continues but the other circuits of the system are stopped. The power consumption in this mode is close to that in the STOP mode, but the time required for the program execution to restore to the normal status from this mode is equivalent to the time in the HALT mode.
- STOP mode: In this mode, the oscillator is stopped. All the operations of the chip are stopped, so that the power consumption is minimized with only leakage current flowing.

These modes are programmable.

A macro service can be started from the HALT mode.

Figure 11-1. Status Transition in Standby Mode



- Notes 1. When INTW, INTP4, and INTP5 are not masked
 - 2. Only interrupt requests that are not masked
 - 3. Subclock operation

Remark Only an externally input NMI is valid. The watchdog timer cannot be used to release a standby mode (STOP/HALT/IDLE).



12. RESET FUNCTION

When a low level is input to the $\overline{\text{RESET}}$ pin, the internal hardware is initialized (reset status). When the $\overline{\text{RESET}}$ pin goes high, the following data is written to the program counter (PC):


- · Lower 8 bits of PC: Contents of address 0000H
- · Middle 8 bits of PC: Contents of address 0001H
- Higher 4 bits of PC: 0

The contents of the PC are used as a branch destination address, and program execution is started from that address. Therefore, execution can be reset and started from any address.

Set the contents of each register in software as necessary.


The RESET input circuit has a noise eliminator to prevent malfunctioning due to noise. This noise eliminator is a sampling circuit using analog delay.

Figure 12-1. Reception of RESET Signal



Keep the RESET signal active until the oscillation stabilization time (about 40 ms) has elapsed when the reset operation is performed on power application.

Figure 12-2. Reset Operation on Power Application



13. REGULATOR

The μ PD784938A has a regulator (circuit that helps the internal circuitry operate at a low voltage) to reduce the power consumption of the device. The operation of this regulator is controlled by the input level of the REGOFF pin. When the REGOFF pin goes high, the regulator is turned OFF; when it goes low, the regulator is turned ON. When the regulator is ON, operation at a low voltage become possible. In the μ PD784938A, operation with the regulator turned on (REGOFF pin = low level) is recommended.

To stabilize the output voltage of the regulator, connect a capacitor of 1 μ F to the REGC pin (regulator stabilization capacitor connecting pin).

When the regulator is stopped, apply the same level as V_{DD} to the REGC pin. Figure 13-1 shows the peripheral circuits of the regulator.




Figure 13-1. Block Diagram of Regulator Peripheral

Processing of REGC pin

When regulator operates	Connect capacitor (1 μ F) to stabilize regulator.
When regulator stops	Supply VDD.



14. ROM CORRECTION

ROM correction is a function to replace part of a program in the internal ROM with a program in the internal RAM for execution.

By using this function, bugs found in the internal ROM can be avoided or the program flow can be changed. ROM correction can be used at up to four places in the internal ROM (program).

Correction branch processing request signal (CALLT instruction)

Correction address pointer n

Correction address registers (CORAH, CORAL)

ROM correction control register (CORC)

Internal bus

Figure 14-1. Block Diagram of ROM Correction Function

Remark n = 0 to 3, m = 0 or 1

15. INSTRUCTION SET

(1) 8-bit instructions (() indicates a combination implemented by using A as r.)

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, SOR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKNE, C

Table 15-1. 8-Bit Instructions and Addressing

Second	#byte	Α	r	saddr	sfr	!addr16	mem	r3	[WHL+]	n	None ^{Note 2}
Operand			r'	saddr'		!!addr24	[saddrp]	PSWL	[WHL-]		
First Operand							[%saddrg]	PSWH			
Α	(MOV)	(MOV)	MOV	(MOV)Note 6	MOV	(MOV)	MOV	MOV	(MOV)		
	ADDNote 1	(XCH)	XCH	(XCH)Note 6	(XCH)	(XCH)	XCH		(XCH)		
		(ADD)Note 1	(ADD) ^{Note 1}	(ADD) ^{Notes 1, 6}	(ADD) ^{Note 1}	ADDNote 1	ADD ^{Note 1}		(ADD) ^{Note 1}		
r	MOV	(MOV)	MOV	MOV	MOV	MOV				RORNote 3	MULU
	ADDNote 1	(XCH)	XCH	XCH	хсн	хсн					DIVUW
		(ADD)Note 1	ADD ^{Note 1}	ADD ^{Note 1}	ADD ^{Note 1}						INC
											DEC
saddr	MOV	(MOV)Note 6	MOV	MOV							INC
	ADD ^{Note 1}	(ADD)Note 1	ADD ^{Note 1}	хсн							DEC
				ADDNote 1							DBNZ
sfr	MOV	MOV	MOV								PUSH
	ADD ^{Note 1}	(ADD)Note 1	ADD ^{Note 1}								POP
!addr16	MOV	(MOV)	MOV								
!!addr24		ADDNote 1									
mem		MOV									
[saddrp]		ADDNote 1									
[%saddrg]											
mem3											ROR4
											ROL4
r3	MOV	MOV									
PSWL											
PSWH											
B, C											DBNZ
STBC, WDM	MOV										
[TDE+]		(MOV)							MOVBKNote 5		
[TDE-]		(ADD)Note 1									
		MOVMNote 4									

Notes 1. The operand of ADDC, SUB, SUBC, AND, OR, XOR, and CMP is the same as that of ADD.

- 2. Either the second operand is not used or the second operand is not an operand address.
- 3. The operand of ROL, RORC, ROLC, SHR, and SHL is the same as that of ROR.
- 4. The operand of XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC is the same as that of MOVM.
- 5. The operand of XCHBK, CMPBKNE, CMPBKNE, CMPBKNC, and CMPBKC is the same as that of MOVBK.
- 6. If saddr is saddr2 in this combination, the code length of some instructions is short.

(2) 16-bit instructions (() indicates a combination implemented by using AX as rp.)

MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

Table 15-2. 16-Bit Instructions and Addressing

Second	#word	AX	rp	saddrp	sfrp	!addr16	mem	[WHL+]	byte	n	None ^{Note 2}
Operand			rp'	saddrp'		!!addr24	[saddrp]				
First Operand							[%saddrg]				
AX	(MOVW)	(MOVW)	(MOVW)	(MOVW)Note 3	MOVW	(MOVW)	MOVW	(MOVW)			
	ADDWNote 1	(XCHW)	(XCHW)	(XCHW)Note 3	(XCHW)	XCHW	XCHW	(XCHW)			
		(ADD)Note 1	(ADDW) ^{Note 1}	(ADDW) ^{Notes 1, 3}	(ADDW) ^{Note 1}						
rp	MOVW	(MOVW)	MOVW	MOVW	MOVW	MOVW				SHRW	MULW ^{Note 4}
	ADDWNote 1	(XCHW)	XCHW	XCHW	XCHW					SHLW	INCW
		(ADDW) ^{Note 1}	ADDW ^{Note 1}	ADDW ^{Note 1}	ADDW ^{Note 1}						DECW
saddrp	MOVW	(MOVW) ^{Note 3}	MOVW	MOVW							INCW
	ADDW ^{Note 1}	(ADDW)Note 1	ADDWNote 1	XCHW							DECW
				ADDW ^{Note 1}							
sfrp	MOVW	MOVW	MOVW								PUSH
	ADDW ^{Note 1}	(ADDW) ^{Note 1}	ADDW ^{Note 1}								POP
!addr16	MOVW	(MOVW)	MOVW						MOVTBLW		
!!addr24											
mem		MOVW									
[saddrp]											
[%saddrg]											
PSW											PUSH
											POP
SP	ADDWG										
	SUBWG										
post											PUSH
											POP
											PUSHU
											POPU
[TDE+]		(MOVW)						SACW			
byte											MACW
											MACSW

Notes 1. The operand of SUBW and CMPW is the same as that of ADDW.

- 2. Either the second operand is not used or the second operand is not an operand address.
- 3. If saddrp is saddrp2 in this combination, the code length of some instructions is short.
- 4. The operand of MULUW and DIVUX is the same as that of MULW.

(3) 24-bit instructions (() indicates a combination implemented by using WHL as rg.) MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

Table 15-3. 24-Bit Instructions and Addressing

Second Operand	#imm24	WHL	rg rg'	saddrg	!!addr24	mem1	[%saddrg]	SP	None ^{Note 2}
First Operand			ig						
WHL	(MOVG)	(MOVG)	(MOVG)	(MOVG)	(MOVG)	MOVG	MOVG	MOVG	
	(ADDG)	(ADDG)	(ADDG)	ADDG					
	(SUBG)	(SUBG)	(SUBG)	SUBG					
rg	MOVG	(MOVG)	MOVG	MOVG	MOVG				INCG
	ADDG	(ADDG)	ADDG						DECG
	SUBG	(SUBG)	SUBG						PUSH
									POP
saddrg		(MOVG)	MOVG						
!!addr24		(MOVG)	MOVG						
mem1		MOVG							
[%saddrg]		MOVG							
SP	MOVG	MOVG							INCG
									DECG

Note Either the second operand is not used or the second operand is not an operand address.



(4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

Table 15-4. Bit Manipulation Instructions and Addressing

Second Operand	CY	saddr.bit sfr.bit	/saddr.bit /sfr.bit	None ^{Note}
		A.bit X.bit	/A.bit /X.bit	
		PSWL.bit PSWH.bit	/PSWL.bit /PSWH.bit	
		mem2.bit	/mem2.bit	
First Operand		!addr16.bit !!addr24.bit	/!addr16.bit /!!addr24.bit	
CY		MOV1	AND1	NOT1
		AND1	OR1	SET1
		OR1		CLR1
		XOR1		
saddr.bit	MOV1			NOT1
sfr.bit				SET1
A.bit				CLR1
X.bit				BF
PSWL.bit				ВТ
PSWH.bit				BTCLR
mem2.bit				BFSET
!addr16.bit				
!!addr24.bit				

Note Either the second operand is not used or the second operand is not an operand address.

(5) Call/return instructions/branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

Table 15-5. Call/return and Branch Instructions and Addressing

Operand of	\$addr20	\$!addr20	!addr16	!!addr20	rp	rg	[rp]	[rg]	!addr11	[addr5]	RBn	NoneNote
Instruction Address												
Basic instruction	BC ^{Note}	CALL	CALL	CALL	CALL	CALL	CALL	CALL	CALLF	CALLF	BRKCS	BRK
	BR	BR	BR	BR	BR	BR	BR	BR				RET
			RETCS									RETI
			RETCSB									RETB
Compound	BF											
instruction	вт											
	BTCLR											
	BFSET											
	DBNZ											

Note The operand of BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, and BH is the same as that of BC.

(6) Other instructions

ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS



* 16. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
	AV _{DD}		-0.3 to V _{DD} + 0.3	V
	AVss		-0.3 to Vss + 0.3	V
	AV _{REF1}	A/D converter reference voltage input	-0.3 to V _{DD} + 0.3	V
Input voltage	VI1		-0.3 to V _{DD} + 0.3	V
Analog input voltage	VIAN	Analog input voltage	AVss - 0.3 to AVREF1 + 0.3	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
Output current, low	loL	Per pin	10	mA
		Total of all pins of ports 0, 3, 6, 10 and the P54 to P57 pins	50	mA
		Total of all pins of ports 1, 4, 7, 9, and the P50 to P53, PWM0, PWM1, and TX pins	50	mA
Output current, high	Іон	Per pin	-6	mA
		Total of all pins of ports 0, 3, 6, 10 and the P54 to P57 pins	-30	mA
		Total of all pins of ports 1, 4, 7, 9, and the P50 to P53, PWM0, PWM1, and $\overline{\text{TX}}$ pins	-30	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.


Operating Conditions

Clock frequency

Clock Frequency	Supply Voltage
2 MHz ≤ fxx ≤ 12.58 MHz	$4.0 \leq V_{\text{DD}} \leq 5.5 \text{ V}$
2 MHz ≤ fxx ≤ 6.29 MHz	$3.0 \le V_{DD} \le 5.5 V$

- Operating ambient temperature (T_A): −40 to +85°C
- Power supply voltage and clock cycle time: Refer to Figure 16-1
- Selection of internal regulator operation (REGOFF pin: low-level input)

Figure 16-1. Power Supply Voltage and Clock Cycle Time



Capacitance (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю				15	pF

Main Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 3.0 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions			MAX.	Unit
Oscillator frequency	fxx	Ceramic resonator or	$4.0 \le V_{DD} \le 5.5 \text{ V}$	2.0	12.58	MHz
		recommended resonator	$3.0 \le V_{DD} \le 5.5 \text{ V}$	2.0	6.29	MHz

Caution When using the main clock oscillator, wire as follows to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

Remarks 1. Connect a 12.582912 MHz or 6.291456 MHz oscillator to operate the internal clock timer with the main clock.

2. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fхт	Ceramic resonator or crystal resonator	32	32.768	35	KHz
Oscillation stabilization time	f sxt	$4.5 \le V_{DD} \le 5.5 \text{ V}$		1.2	2	s
					10	s
Oscillation hold voltage	VDDXT		3.0		5.5	V
Watch timer operating voltage	V _{DDW}		3.0		5.5	V



DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V) (1/2)

Parameter	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
Input voltage, low ^{Note}	V _{IL1}	P10, P11, P13 to P17, P34 to P37, P70 to P7 P100 to P104, X1, X2,	7, P90 to P97,	-0.3		0.3V _{DD}	V
	V _{IL2}	P12, P20 to P27, P32, RESET	P33, P105 to P107	-0.3		0.2V _{DD}	V
	V _{IL3}	P00 to P07, P40 to P47,	$4.5 \le V_{DD} \le 5.5 V$	-0.3		0.8	V
	VIL4	P50 to P57, P60 to P67		-0.3		0.2V _{DD}	V
Input voltage, high	V _{IH1}	P10, P11, P13 to P17, P34 to P37, P70 to P7 P100 to P104, X1, X2,	7, P90 to P97,	0.7V _{DD}		VDD+0.3	V
	V _{IH2}	P12, P20 to P27, P32, RESET	P33, P105 to P107	0.8V _{DD}		V _{DD} +0.3	V
	VIH3	P00 to P07, P40 to P47,	$4.5 \le V_{DD} \le 5.5 V$	2.2		V _{DD} +0.3	V
	V _{IH4}	P50 to P57, P60 to P67		0.7V _{DD}		0.3V _{DD}	V
Output voltage, low	V _{OL1}	IoL = 20 μA				0.1	V
		IoL = 100 μA				0.2	V
		IoL = 2 mA				0.4	V
	V _{OL2}	loL = 8 mA, P10 to P17, P40 to P47, P50 to P57	$4.5 \le V_{DD} \le 5.5 \text{ V}$			1.0	V
Output voltage, high	V _{OH1}	Іон = -20 μΑ		V _{DD} -0.1			V
		IoL = -100 μA		V _{DD} -0.2			V
		IoL = -2 mA		V _{DD} -1.0			V
	V _{OH2}	IoL = -5 mA, P10 to P17, P40 to P47, P50 to P57	$4.5~V \leq V_{DD} \leq 5.5~V$	V _{DD} -2.4			V
Input leakage current, low	ILIL1	V _{IN} = 0 V	For pins other than X1, X2, XT1, and XT2			10	μΑ
	ILIL2		X1, X2, XT1, XT2			-20	μΑ
Input leakage current, high	Іпн1	V _{IN} = V _{DD}	For pins other than X1, X2, XT1, and XT2			10	μΑ
	ILIH2		X1, X2, XT1, XT2			20	μΑ
Output leakage current, low	ILOL1	Vout = 0 V				-10	μΑ
Output leakage current, high	ILOH1	Vout = Vdd				10	μΑ

Note These values are valid when the pull-up resistor is off.



DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V) (2/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Power supply current	I _{DD1}	Operating mode	fxx = 12.58 MHz, $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		10	20	mA
			fxx = 6.29 MHz, $3.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		5	10	mA
	IDD2	HALT mode	fxx = 12.58 MHz, when peripheral clock stops ^{Note} , $4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}$		2	4	mA
			fxx = 6.29 MHz, when peripheral clock stops ^{Note} , $3.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}$		1.2	2.4	mA
	I _{DD3}	IDLE mode	fxx = 12.58 MHz, $4.0 \le V_{DD} \le 5.5 \text{ V}$		0.6	1.2	mA
			fxx = 6.29 MHz, $3.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		0.3	0.6	mA
Data hold voltage	VDDDR	STOP mode		2.5		5.5	٧
Data hold current	IDDDR	STOP mode	V _{DD} = 2.5 V, subclock stops		2	10	μΑ
			V _{DD} = 5.5 V, subclock stops		10	50	μΑ
Pull-up resistor	RL	VIN = 0 V		15	40	80	kΩ

Note When the main system clock: $f_{CLK} = f_{XX}/8$ is selected (set by the standby control register (STBC)) and the watch timer is operating.

Remark These values are valid when the internal regulator is on (REGOFF pin = low-level input).



AC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 3.0 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

(1) Read/write operation (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	tcyk	$4.0 \le V_{DD} \le 5.5 \text{ V}$	79			ns
		V _{DD} = 3.0 V	159			ns
Address setup time	tsast	V _{DD} = 5.0 V	(0.5+a) T-11			ns
(to ASTB↓)		V _{DD} = 3.0 V	(0.5+a) T-15			ns
Address hold time	thstla	V _{DD} = 5.0 V	0.5T-19			ns
(from ASTB↓)		V _{DD} = 3.0 V	0.5T-24			ns
ASTB high-level width	twsth	V _{DD} = 5.0 V	(0.5+a) T-17			ns
		V _{DD} = 3.0 V	(0.5+a) T-40			ns
Address hold time (from RD↑)	thra	V _{DD} = 5.0 V	0.5T-14			ns
		V _{DD} = 3.0 V	0.5T-14			ns
Delay from address to \overline{RD} ↓	tdar	V _{DD} = 5.0 V	(1+a) T-5			ns
		V _{DD} = 3.0 V	(1+a) T-10			ns
Address float time (from RD↓)	t FAR				0	ns
Data input time from address	t DAID	V _{DD} = 5.0 V			(2.5+a+n) T-37	ns
		V _{DD} = 3.0 V			(2.5+a+n) T-52	ns
Data input time from ASTB↓	tostio	V _{DD} = 5.0 V			(2+n) T-35	ns
		V _{DD} = 3.0 V			(2+n) T-50	ns
Data input time from $\overline{RD} \downarrow$	torid	V _{DD} = 5.0 V			(1.5+n) T-40	ns
		V _{DD} = 3.0 V			(1.5+n) T-50	ns
Delay from ASTB \downarrow to $\overline{RD} \downarrow$	t DSTR	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
Data hold time (from RD↑)	thrid		0			ns
Address active time from RD↑	tdra	V _{DD} = 5.0 V	0.5T-2			ns
		V _{DD} = 3.0 V	0.5T-12			ns
Delay from RD↑ to ASTB↑	torst	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
RD low-level width	twrL	V _{DD} = 5.0 V	(1.5+n) T-25			ns
		V _{DD} = 3.0 V	(1.5+n) T-30			ns

Remarks 1. T: tcyk = 1/fclk (fclk: internal system clock cycle)

2. a: 1 during address wait; otherwise 0

3. n: Number of wait states $(n \ge 0)$

4. Calculated as T = 79 ns (min.) @ $V_{DD} = 5.0 \text{ V}$



AC Characteristics (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

(1) Read/write operation (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Delay from address to WR↓	tdaw	V _{DD} = 5.0 V	(1+a) T-5			ns
		V _{DD} = 3.0 V	(1+a) T-10			ns
Address hold time (from WR↑)	thwa	V _{DD} = 5.0 V	0.5T-14			ns
		V _{DD} = 3.0 V	0.5T-14			ns
Delay from ASTB ↓ to data	tostod	V _{DD} = 5.0 V			0.5T+15	ns
output		V _{DD} = 3.0 V			0.5T+20	ns
Data output time from WR↓	towod				15	ns
Delay from ASTB ↓ to WR↓	tostw	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
Data setup time (to WR↑)	tsodwr	V _{DD} = 5.0 V	(1.5+n) T-20			ns
		V _{DD} = 3.0 V	(1.5+n) T-25			ns
Data hold time (from WR↑)	thwod	V _{DD} = 5.0 V	0.5T-14			ns
		V _{DD} = 3.0 V	0.5T-14			ns
Delay from WR ↑ to ASTB↑	towst	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
WR low-level width	twwL	V _{DD} = 5.0 V	(1.5+n) T-25			ns
		V _{DD} = 3.0 V	(1.5+n) T-30			ns

Remarks 1. T: tcyk = 1/fclk (fclk: internal system clock cycle)

2. a: 1 during address wait; otherwise 0

3. n: Number of wait states $(n \ge 0)$

4. Calculated as T = 79 ns (min.) @ $V_{DD} = 5.0 \text{ V}$



AC Characteristics (TA = $-40 \text{ to } +85^{\circ}\text{C}$, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

(2) External wait timing

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
WAIT↓ input time from	tdawt	$V_{DD} = 5.0 \text{ V}$			(2+a) T-40	ns
address		V _{DD} = 3.0 V			(2+a) T-60	ns
WAIT↓ input time from ASTB↓	tostwt	V _{DD} = 5.0 V			1.5T-40	ns
		V _{DD} = 3.0 V			1.5T-60	ns
WAIT hold time from ASTB ↓	tнsтwтн	V _{DD} = 5.0 V	(0.5+n) T+5			ns
		V _{DD} = 3.0 V	(0.5+n) T+10			ns
Delay from ASTB↓ to WAIT↑	tostwth	V _{DD} = 5.0 V			(1.5+a) T-40	ns
		V _{DD} = 3.0 V			(1.5+a) T-60	ns
WAIT↓ input time from RD↓	tdrwtl	V _{DD} = 5.0 V			T-40	ns
		V _{DD} = 3.0 V			T-60	ns
WAIT hold time from RD↓	thrwt	V _{DD} = 5.0 V	nT+5			ns
		V _{DD} = 3.0 V	nT+10			ns
Delay from RD↓ to WAIT↑	torwth	V _{DD} = 5.0 V			(1+n) T-40	ns
		V _{DD} = 3.0 V			(1+n) T-60	ns
Data input time from WAIT↑	towtid	V _{DD} = 5.0 V			0.5T-5	ns
		V _{DD} = 3.0 V			0.5T-10	ns
Delay from WAIT↑ to RD↑	towtr	V _{DD} = 5.0 V	0.5T			ns
		V _{DD} = 3.0 V	0.5T			ns
Delay from WAIT↑ to WR↑	towtw	V _{DD} = 5.0 V	0.5T			ns
		V _{DD} = 3.0 V	0.5T			ns
$\overline{\text{WAIT}} \downarrow \text{ input time from } \overline{\text{WR}} \downarrow$	towwtl	V _{DD} = 5.0 V			T-40	ns
		V _{DD} = 3.0 V			T-60	ns
WAIT hold time from WR↓	tнwwт	V _{DD} = 5.0 V	nT+5			ns
		V _{DD} = 3.0 V	nT+10			ns
Delay from WR↓ to WAIT↑	tоwwтн	V _{DD} = 5.0 V			(1+n) T-40	ns
		V _{DD} = 3.0 V			(1+n) T-60	ns

Remarks 1. T: tcyk = 1/fclk (fclk: internal system clock cycle)

2. a: 1 during address wait; otherwise 0

3. n: Number of wait states $(n \ge 0)$

4. Calculated as T = 79 ns (min.) @ $V_{DD} = 5.0 \text{ V}$



AC Characteristics (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

(3) Bus hold/refresh timing

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Delay from HLDRQ↑ to float	trhac	V _{DD} = 5.0 V			(2+4+a+n) T+50	ns
		V _{DD} = 3.0 V			(2+4+a+n) T+50	ns
Delay from HLDRQ↑ to	tdнqннан	V _{DD} = 5.0 V			(3+4+a+n) T+30	ns
HLDAK↑		V _{DD} = 3.0 V			(3+4+a+n) T+40	ns
Delay from float to HLDAK↑	tdcfha	V _{DD} = 5.0 V			T+30	ns
		V _{DD} = 3.0 V			T+30	ns
Delay from HLDRQ↓ to	tdhqlhal	V _{DD} = 5.0 V			2T+40	ns
HLDAK↓		V _{DD} = 3.0 V			2T+60	ns
Delay from HLDAK↓ to active	t DHAC	V _{DD} = 5.0 V	T-20			ns
		V _{DD} = 3.0 V	T-30			ns
Random read/write cycle time	t RC	V _{DD} = 5.0 V	3T			ns
		V _{DD} = 3.0 V	ЗТ			ns
REFRQ low-level pulse width	twrfql	V _{DD} = 5.0 V	1.5T-25			ns
		V _{DD} = 3.0 V	1.5T-30			ns
Delay from ASTB \downarrow to $\overline{\text{REFRQ}}$	tostrfq	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
Delay from RD↑ to REFRQ	t DRRFQ	V _{DD} = 5.0 V	1.5T-9			ns
		V _{DD} = 3.0 V	1.5T-9			ns
Delay from WR↑ to REFRQ	towrfq	V _{DD} = 5.0 V	1.5T-9			ns
		V _{DD} = 3.0 V	1.5T-9			ns
Delay from REFRQ↑ to ASTB	tdrfqst	V _{DD} = 5.0 V	0.5T-9			ns
		V _{DD} = 3.0 V	0.5T-9			ns
REFRQ high-level pulse width	twrfqh	V _{DD} = 5.0 V	1.5T-25			ns
		V _{DD} = 3.0 V	1.5T-30			ns

Remarks 1. T: tcyk = 1/fclk (fclk: internal system clock cycle)


2. a: 1 during address wait; otherwise 0

3. n: Number of wait states $(n \ge 0)$


4. Calculated as T = 79 ns (min.) @ $V_{DD} = 5.0 \text{ V}$

Timing Waveform

(1) Read operation




(2) Write operation






Hold Timing




External Wait Signal Input Timing

(1) Read operation




(2) Write operation




Refresh Timing Waveform


(1) Random read/write cycle




(2) When refresh memory is accessed for a read and write at the same time



(3) Refresh after a read



(4) Refresh after a write





Serial Operation (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

(a) CSI0, CSI3 3-wire serial I/O mode (SCK0, SCK3 ... External clock input)

Parameter	Symbol	Condi	tions	MIN.	MAX.	Unit
SCK cycle time	tcysko,	SO0 and SO3 are	fclk = fxx	8/fxx		ns
(SCKO, SCK3)	tcysks	CMOS outputs	Except fclk = fxx	4/fclk		ns
SCK low-level width	twskLo,	SO0 and SO3 are	fclk = fxx	4/fxx-40		ns
(SCKO, SCK3)	twsĸĿз	CMOS outputs E	Except fclk = fxx	2/fclk-40		ns
SCK high-level width	twsкно,	CMOS autauta	fclk = fxx	4/fxx-40		ns
(SCK0, SCK3)	twsкнз		Except fclk = fxx	2/fclk-40		ns
SI0, SI3 setup time	tsssko,			80		ns
(to SCK0, SCK3↑)	tsssкз					
SI0, SI3 hold time	thssko,			1/fclk+80		ns
(from SCK0, SCK3↑)	tнssкз					
Output delay time from	tobsko,	CMOS output		0	1/fcLK+150	ns
SCK0, SCK3↓	t _{DBSK3}	N-ch Open-drain out	out RL = 1 kΩ	0	1/fcLk+400	ns
SO0, SO3 output hold time	t нѕвѕко,	When data is transfe	rred	0.5tсүѕко-40,		ns
(from SCK0, SCK3↑)	tнsвsкз			0.5tсүѕкз-40		

Remarks 1. The values in this table are those when CL = 100 pF.

- 2. fxx: External oscillator frequency (fxx = 12.58 MHz or fxx = 6.29 MHz)
- 3. fclk: System clock oscillation frequency (selectable from fxx, fxx/2, fxx/4, and fxx/8 by the standby control register (STBC))

(b) CSI0, CSI3 3-wire serial I/O mode (SCK0, SCK3 ... Internal clock output)

Parameter	Symbol	Condi	tions	MIN.	MAX.	Unit
SCK cycle time	tcysko,	SO0 and SO3 are	Except fclk = fxx/8	8/fxx		ns
(SCK0, SCK3)	tcysкз	CMOS outputs	fclk = fxx/8	16/fxx		ns
SCK low-level width	twskLo,	SO0 and SO3 are	Except fclk = fxx/8	4/fxx-40		ns
(SCK0, SCK3)	twsкLз	CMOS outputs	fclk = fxx/8	8/fxx-40		ns
SCK high-level width	twsкно,	SO0 and SO3 are	Except fclk = fxx/8	4/fxx-40		ns
(SCKO, SCK3)	twsкнз	CMOS outputs	fclk = fxx/8	8/fxx-40		ns
SI0, SI3 setup time (to SCK0, SCK3↑)	tsssкo,			80		ns
SI0, SI3 hold time (from SCK0, SCK3↑)	thssko,			80		ns
Output delay time from	tobsko,	CMOS output		0	150	ns
SCK0, SCK3↓	tdbsk3	N-ch Open-drain out	out R∟ = 1 kΩ	0	400	ns
SO0, SO3 output hold time (from SCK0, SCK3↑)	tнѕвѕко, tнѕвѕкз	When data is transfe	rred	0.5tcysко-40, 0.5tcysкз-40		ns

Remarks 1. The values in this table are those when CL = 100 pF.

- **2.** fxx: External oscillator frequency (fxx = 12.58 MHz or fxx = 6.29 MHz)
- 3. fclk: System clock oscillation frequency (selectable from fxx, fxx/2, fxx/4, and fxx/8 by the standby control register (STBC))

Serial Operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 3.0 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

(c) UART0, UART3 (asynchronous serial interface mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK0, ASCK2 cycle time	tcyask	$4.0 \leq V_{\text{DD}} \leq 5.5 \; V$	160			ns
			320			ns
ASCK0, ASCK2 low-level width	twaskl	$4.0 \leq V_{\text{DD}} \leq 5.5 \text{ V}$	65			ns
			120			ns
ASCK0, ASCK2 high-level width	twaskh	$4.0 \leq V_{\text{DD}} \leq 5.5 \; V$	65			ns
			120			ns



Serial Operation (TA = -40 to $+85^{\circ}$ C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

(d) IOE1, IOE2 3-wire serial I/O mode (SCK1, SCK2 ... External clock input)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK cycle time (SCK1, SCK2)	tcysk1	$4.0 \le V_{DD} \le 5.5 \text{ V}$	640		ns
	tcysk2		1280		ns
SCK low-level width	twskL1,	$4.0 \le V_{DD} \le 5.5 \text{ V}$	280		ns
(SCK1, SCK2)	twskL2		600		ns
SCK high-level width	twskH1,	$4.0 \le V_{DD} \le 5.5 \text{ V}$	280		ns
(SCK1, SCK2)	twskH2		600		ns
SI1, SI2 setup time	tsssĸı,		40		ns
(to SCK1, SCK2↑)	tsssk2				
SI1, SI2 hold time	thssk1,		40		ns
(from SCK1, SCK2↑)	tHSSK2				
Output delay time from	tososki,		0	50	ns
SCK1, SCK2↓	tdsosk2				
SO1, SO2 output hold time	thsosk1,	When data is transferred	0.5tcysk1-40,		ns
(from SCK1, SCK2↑)	thsosk2		0.5tcysk2-40		

Remarks 1. The values in this table are those when CL = 100 pF.

2. T: Selected serial clock cycle. The minimum value is 8/fxx.

(e) IOE1, IOE2 3-wire serial I/O mode (SCK1, SCK2 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK cycle time (SCK1, SCK2)	tcysk1		Т		ns
	tcysk2				
SCK low-level width	twskL1,		0.5T-40		ns
(SCK1, SCK2)	twskL2				
SCK high-level width	twskH1,		0.5T-40		ns
(SCK1, SCK2)	twskH2				
SI1, SI2 setup time	tsssĸı,		40		ns
(to SCK1, SCK2↑)	tsssk2				
SI1, SI2 hold time	thssk1,		40		ns
(from SCK1, SCK2↑)	t _{HSSK2}				
Output delay time from	tososki,		0	50	ns
SCK1, SCK2↓	tdsosk2				
SO1, SO2 output hold time	thsosk1,	When data is transferred	0.5tcysk1-40,		ns
(from SCK1, SCK2↑)	thsosk2		0.5tcysk2-40		

Remarks 1. The values in this table are those when CL = 100 pF.

2. T: Selected serial clock cycle. The minimum value is 8/fxx.



Other Operations (TA = -40 to +85°C, VDD = AVDD = 3.0 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
NMI high-/low-level width	twnil twnih		10			μs
INTP0 high-/low-level width	twiтоL twiтон		4tcysmp			s
INTP0 to INTP3, CI high-/ low-level width	twit1L twit1H		4tсүсри			s
INTP4, INTP5 high-/ low-level width	twitzl twitzh		10			μs
RESET high-/low-level width ^{Note}	twrsl twrsh		10			μs

Note When the power is turned on or when STOP mode is released by reset, secure the oscillation stabilization wait time while the $\overline{\mathsf{RESET}}$ is at a low-level width.

When the power is turned on, be sure to activate V_{DD} in the \overline{RESET} = low-level state.

Remark tcysmp: Sampling clock set by software

tcycpu: CPU clock set by software in the CPU

Clock Output Operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 3.0 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLKOUT cycle time	tcycL	nT	79		32000	ns
CLKOUT low-level width	toll	$4.5 \le V_{DD} \le 5.5 V$	0.5T-10			ns
			0.5T-20			ns
CLKOUT high-level width	tclh	4.5 ≤ V _{DD} ≤ 5.5 V	0.5T-10			ns
			0.5T-20			ns
CLKOUT rise time	tclr	$4.5 \le V_{DD} \le 5.5 V$			10	ns
		$3.0 \le V_{DD} \le 4.5 V$			20	ns
CLKOUT fall time	tclf	4.5 ≤ V _{DD} ≤ 5.5 V			10	ns
		$3.0 \le V_{DD} \le 4.5 V$			20	ns

Remark n: Division ratio of clock output frequency, T: tcγκ = 1/fclκ (system clock cycle time)

IEBus Controller Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IEBus system clock frequency	fs	Mode 1		6.29		MHz

Remark Although the system clock frequency in the IEBus specifications is 6.0 MHz, in the μ PD784938A, operation at 6.29 MHz is also guaranteed. Note, however, that operation at 6.0 MHz and 6.29 MHz cannot be used together.



A/D Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = AVREF1 = 3.0 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution				8			bit
Overall error ^{Note}		IEAD = 00H	6.29 MHz \leq fxx \leq 12.58 MHz and other than FR = 1			0.6	%FSRNote 2
			$6.29 \text{ MHz} \leq \text{fxx} \leq 12.58 \text{ MHz}$ and FR = 1			1.5	%FSRNote 2
		IEAD = 01H	$4.5 \le V_{DD} \le 5.5 V$		1	2.2	%FSRNote 2
			$3.0 \le V_{DD} \le 5.5 V$		1.4	2.6	%FSRNote 2
Quantization error						±1/2	LSB
Conversion time	tconv	FR = 1 : 120	tсук	9.5		480	μs
		FR = 0 : 240	tсук	19.1		960	μs
Sampling time	tsamp	FR = 1 : 18 t	СҮК	1.4		72	μs
		FR = 0 : 36 t	СҮК	2.9		144	μs
Analog input voltage	VIAN			AVss		AV _{REF1}	V
Analog input impedance	Ran				1000		ΜΩ
Reference voltage	AV _{REF1}			3.0		AV _{DD}	V
AV _{REF1} resistor	Ravref1			3.0	10		kΩ
AV _{REF1} current	Alref1				0.5	1.5	mA
AV _{DD} current	Al _{DD1}				2.0	5.0	mA
	Aldd2					20	mA


Notes 1. Excludes quantization error (±1/2 LSB).

2. It is indicated as a ratio (%FSR) to the full-scale value.

Caution The analog input pins of the μ PD784938A function alternately as the port 7 pins (I/O port pins). However when using the A/D converter, it is necessary to set all the pins of port 7 to input mode in order to prevent data from being inverted by the output port operation, thus degrading the A/D conversion accuracy. At this time, pins cannot be used as output ports even though they are not used as A/D analog input port.




Serial Operation (CSI, CSI3)




n = 0, 3


Serial Operation (IOE1, IOE2)



Serial Operation (UART0, UART2)




Clock Output Timing







Interrupt Request Input Timing



Reset Input Timing




Data Retention Characteristics







17. PACKAGE DRAWINGS

100PIN PLASTIC QFP (14x20)



detail of lead end





NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
ı	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	0.15+0.10	0.006+0.004
N	0.10	0.004
Р	2.7±0.1	0.106 ^{+0.005} _{-0.004}
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

P100GF-65-3BA1-3

Remark The external dimensions and material of the ES version are the same as those of the mass-produced version.

★ 18. RECOMMENDED SOLDERING CONDITIONS

The μ PD784938A should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 18-1. Surface Mounting Type Soldering Conditions

 μ PD784935AGF- $\times\times$ -3BA: 100-pin plastic QFP (14 \times 20) μ PD784936AGF- $\times\times$ -3BA: 100-pin plastic QFP (14 \times 20) μ PD784937AGF- $\times\times$ -3BA: 100-pin plastic QFP (14 \times 20) μ PD784938AGF- $\times\times$ -3BA: 100-pin plastic QFP (14 \times 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 sec. Max. (at 210°C or higher), Count: two times or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 sec. Max. (at 200°C or higher), Count: two times or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C Max., Time: 10 sec. Max., Count: once, Preheating temperature: 120°C Max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C Max., Time: 3 sec. Max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).



* APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD784938A. Also refer to **(5) Cautions on using development tools**.

(1) Language processing software

RA78K4	Assembler package common to 78K/IV Series
CC78K4	C compiler package common to 78K/IV Series
DF784937	Device file for μPD784938A Subseries
CC78K4-L	C compiler library source file common to 78K/IV Series

(2) Flash memory writing tools

Flashpro III ^{Note} (PG-FP III)	Flash programmer for microcontroller with flash memory
FA-100GF	Flash memory writing adapter for 100-pin plastic QFP (GF-3BA type). Wiring must be performed according to the product used.

Note Under development

(3) Debugging tools

• When IE-78K4-NS in-circuit emulator is used

IE-78K4-NS	In-circuit emulator common to 78K/IV Series
IE-70000-MC-PS-B	Power supply unit for IE-78K4-NS
IE-70000-98-IF-C	Interface adapter used when PC-9800 series (except notebook type) is used as host machine
IE-70000-CD-IF-C	PC card and cable used when PC-9800 series notebook type PC is used as host machine
IE-70000-PC-IF-C	Interface adapter used when IBM PC/ATTM or compatible is used as host machine
IE-784937-NS-EM1	Emulation board to emulate μPD784938A Subseries
NP-100GF	Emulation probe for 100-pin plastic QFP (GF-3BA type)
EV-9200GF-100	Socket to be mounted on a target system board made for 100-pin plastic QFP (GF-3BA type)
ID78K4-NS	Integrated debugger for IE-78K4-NS
SM78K4	System simulator common to 78K/IV Series
DF784937	Device file for μPD784938A Subseries

• When IE-784000-R in-circuit emulator is used

IE-784000-R	In-circuit emulator common to 78K/IV Series
IE-70000-98-IF-B IE-70000-98-IF-C	Interface adapter used when PC-9800 series (except notebook type) is used as host machine
IE-70000-98N-IF	Interface adapter and cable used when PC-9800 series notebook type PC is used as host machine
IE-70000-PC-IF-B IE-70000-PC-IF-C	Interface adapter used when IBM PC/AT or compatible is used as host machine
IE-78000-R-SV3	Interface adapter and cable used when EWS is used as host machine
IE-784937-NS-EM1	Emulation board to emulate μ PD784938A Subseries
IE-784000-R-EM	Emulation board common to 78K/IV Series
IE-78K4-R-EX2	Emulation probe conversion board necessary when using IE-784937-NS-EM1 on IE-784000-R. Not necessary when using IE-784937-R-EM1
EP-78064GF-R	Emulation probe for 100-pin plastic QFP (GF-3BA type)
EV-9200GF-100	Socket to be mounted on a target system board made for 100-pin plastic QFP (GF-3BA type)
ID78K4	Integrated debugger for IE-784000-R
SM78K4	System simulator common to 78K/IV Series
DF784937	Device file for μPD784938A Subseries

(4) Real-time OS

RX78K/IV	Real-time OS for 78K/IV Series
MX78K4	OS for 78K/IV Series

(5) Cautions on using development tools

- The ID78K4-NS, ID78K4, and SM78K4 are used in combination with the DF784937.
- The CC78K4 and RX78K/IV are used in combination with the RA78K4 or DF784937.
- The Flashpro III, FA-100GF, and NP-100GF are products made by Naito Densei Machida Mfg. Co, Ltd (TEL +81-44-822-3813).
- The host machine and OS suitable for each software are as follows:

Host Machine [OS]	PC	EWS
	PC-9800 series [Windows]	HP9000 series 700 [™] [HP-UX [™]]
	IBM PC/AT and compatibles	SPARCstation™ [SunOS™, Solaris™]
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]
RA78K4	√ Note	√
CC78K4	√ Note	√
ID78K4-NS	V	_
ID78K4	V	√
SM78K4	V	_
RX78K/IV	Note	√
MX78K4	√ Note	V

Note DOS-based software

APPENDIX B. RELATED DOCUMENTS

• Documents related to devices

Document Name	Document Number
μPD784935A, 784936A, 784937A, 784938A Data Sheet	This document
μPD78F4937 Preliminary Product Information	U13573E
μPD784938A Subseries User's Manual - Hardware	U13987E
78K/IV Series User's Manual - Instructions	U10905E
78K/IV Series Application Note - Software basics	U10095E

• Documents related to development tools (user's manuals)

Document Name		Document Number
RA78K4 Assembler Package	Language	U11162E
	Operation	U11334E
RA78K4 Structured Assembler Preprocessor		U11743E
CC78K4 C Compiler	Language	U11571E
	Operation	U11572E
IE-78K4-NS		U13556E
IE-784000-R		U12903E
IE-784937-R-EM1		Planned
IE-784937-NS-EM1		Planned
EP-78064		EEU-1469
SM78K4 System Simulator - Windows Based	Reference	U10093E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092E
ID78K4-NS Integrated Debugger	Reference	U12796E
ID78K4 Integrated Debugger - Windows Based	Reference	U10440E
ID78K4 Integrated Debugger - HP-UX, SunOS, NEWS-OS Based	Reference	U11960E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



• Documents related to embedded software (user's manuals)

Document Name		Document Number
78K/IV Series Real-Time OS	Fundamental	U10603E
	Installation	U10604E

Other documents

	Document Name	Document Number
*	SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X
	Semiconductor Device Mounting Technology Manual	C10535E
	Quality Grades on NEC Semiconductor Devices	C11531E
	NEC Semiconductor Device Reliability/Quality Control System	U10983E
	Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM, FIP, and IEBus are trademarks of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7



The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of September, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).