TI0171---D3462, MARCH 1990

- Inputs are TTL-Voltage Compatible
- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable with Load Control
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


The 'ACT11190 is a synchronous, 4-bit decade reversible up/down counter. Synchronous counting operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high transition of the clock input if the enable input (CTEN) is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up (D/ \overline{U}) input. When the D/ \overline{U} input is low, the counter counts up. When the D/ \overline{U} input is high, the counter counts down.

54ACT11190 ... J PACKAGE 74ACT11190 ... DW OR N PACKAGE (TOP VIEW)

RCO [1	O 20] D/Ū
Q _A [2	19 CLK
Q _B [3	18 A
GND [4	17 ∏ B
GND [16 V _{CC}
GND [15 VCC
GND [7	14 🛮 C
Q _C [13 🛭 D
Q _D [9	12 CTEN
MAX/MIN [11 LOAD

54ACT11190 ... FK PACKAGE (TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Taxas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1990, Texas Instruments Incorporated

D3462, MARCH 1990-TI0171

description (continued)


These counters feature a fully independent clock circuit. Changes at the control inputs (\overline{CTEN}) and D/\overline{U} that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, they may be preset to any number between 0 and 9 by placing a low on the load input and entering the desired data at the data inputs. The outputs change to agree with the data inputs independently of the level of the clock input. This feature allows the counter to be used as modulo-N dividers by modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple-clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9) counting up. The ripple-clock output (RCO) produces a low-level output pulse under those same conditions but only while the clock input is low. The counter can be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The 54ACT11190 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74ACT11190 is characterized for operation from -40° C to 85°C.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

PRODUCT PREVIEW



logic diagram (positive logic)



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 - DALLAS, TEXAS 75265


X 655303 • DALLAS, TEXAS 75265 2-255

D3462, MARCH 1990-TI0171

timing diagram (typical load, count, and inhibit sequences)

This timing diagram illustrates the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven.





2-256

POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

TI0171---D3462, MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	±50 mA
Continuous output current, IO (VO = 0 to VCC)	± 50 mA
Continuous current through VCC or GND pins	± 150 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC	54ACT11190		74ACT11190	
		MIN	MAX		UNIT	
VCC	Supply voltage	4.5	5.5	4.5	5.5	٧
ViH	High-level input voltage		2		2	V
VIL	Low-level input voltage		0.8		0.8	٧
VI	Input voltage	0	VCC	0	Vcc	V
v _O	Output voltage	0	VCC	0	Vcc	Ý
ЮН	High-level output current		-24		-24	mA
lOL	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

RODUCT PREVIEW



D3462, MARCH 1990-TI0171

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	Vcc	TA = 25°C		C	54ACT11190		74ACT11190		
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	10 a 24 mA	4.5 V	3.94			3.7		3.8		
VOH	IOH - 24 MIA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	٠							
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	IOH = -75 mA†	5.5 V						3.85		
	IOL = 50 μA	4.5 V			0.1		0.1		0.1	v
		5.5 V			0.1		0.1		0.1	
		4.5 V			0.36		0.5		0.44	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0.36		0.5		0.44	ľ		
	IOL = 75 mA†	VCC MIN TYP MAX MIN MAX MIN MAX MAX AIN MAX MIN MAX MIN MAX MAX AIN MAX AIN MAX AIN AIN <td></td>								
lı	V ₁ = V _{CC} or GND	5.5 V	T		± 0.1		±1		±1	μΑ
loc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at GND or VCC	5.5 V			0.9		1		1	mA
Ci	V _I = V _{CC} or GND	5 V	1	4						рF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

operating characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT	
Cnd Power dissipation capacitance	$C_L = 50 \text{ pF, f} = 1 \text{ MHz}$	66	рF	


PRODUCT PREVIEW




[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.

TI0171-- D3462, MARCH 1990

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



PROPAGATION DELAY TIMES

NOTES: A. CL includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.

C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

PRODUCT PREVIEW

