

37

SH7670 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperH[™] RISC engine Family / SH7670 Series

SH7670	R5S76700
SH7671	R5S76710
SH7672	R5S76720
SH7673	R5S76730

All information contained in this material, including products and product specifications at the time of publication of this material, is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev.1.00 Revision Date: Nov. 14, 2007

RenesasTechnology www.renesas.com

Rev. 1.00 Nov. 14, 2007 Page ii of xxvi



Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

RENESAS

Rev. 1.00 Nov. 14, 2007 Page iii of xxvi

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.



How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the SH7670 Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	—	—
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	SH7670 Group Hardware Manual	This manual
Software Manual	Detailed descriptions of the CPU and instruction set	SH-2A, SH-2A FPU Software Manual	REJ09B0051
Application Note	Examples of applications and sample programs	The latest versions are ava web site.	ilable from our
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	-	



2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

	In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name"."register name". "bit name" or "register name"."bit name".
2)	Register notation The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions. [Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.
3)	Number notation Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn. [Examples] Binary: B'11 or 11 Hexadecimal: H'EFA0 or 0xEFA0 Decimal: 1234
4)	Notation for active-low An overbar on the name indicates that a signal or pin is active-low. [Example] WDTOVF
	(4) (2)
_	
	14.2.2 Compare Match Control/Status Register_0, _1(CMCSR_0, CMCSR_1)
	CMCSR indicates compare match generation, enables or disables interrupts, and selects the counter sut clock. Generation of a WDTOVF signal or interrupt initializes the TCNT value to 0.
	1430
	142.1 Teterrel Court On and in
	14.5.1 Interval Count Operation
	CMSTR is set to 1, CMCNT starts incrementing using the selected vilus in CMCNT and the S1R bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and the compare match constant register (CMCOR) match, CMCNT is cleared to H'0000) and the CMF flag in CMCSR is set to 1. When the CKS1 and CKS0 bits are set to B'01 at this time, a f/4 clock is selected.
	Rev. 0.50, 10/04, page 416 of 914

3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.



Renesas

4. Description of Abbreviations

The abbreviations used in this manual are listed below.

• Abbreviations specific to this product

Abbreviation	Description
BSC	Bus controller
CPG	Clock pulse generator
DTC	Data transfer controller
INTC	Interrupt controller

• Abbreviations other than those listed above

Abbreviation	Description
ACIA	Asynchronous communications interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	Direct memory access controller
GSM	Global System for Mobile Communications
Hi-Z	High impedance
IEBus	Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corporation.)
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop
PWM	Pulse width modulation
SFR	Special function register
SIM	Subscriber Identity Module
UART	Universal asynchronous receiver/transmitter
VCO	Voltage-controlled oscillator

All trademarks and registered trademarks are the property of their respective owners.

Contents

Sect	ion 1 O	Overview	1		
1.1	Features	s	1		
1.2	Applications				
1.3	Overvie	ew of Specifications	2		
1.4	Product	Lineup			
1.5	Block D	Diagram	14		
1.6	Pin Ass	ignments	15		
1.7	Pin Fun	actions	16		
Sect	ion 2 C	CPU	29		
2.1	Register	r Configuration			
	2.1.1	General Registers			
	2.1.2	Control Registers			
	2.1.3	System Registers			
	2.1.4	Register Banks			
	2.1.5	Initial Values of Registers			
2.2	Data Formats				
	2.2.1	Data Format in Registers			
	2.2.2	Data Formats in Memory			
	2.2.3	Immediate Data Format			
2.3	Instruction Features				
	2.3.1	RISC-Type Instruction Set			
	2.3.2	Addressing Modes			
	2.3.3	Instruction Format			
2.4	Instruction Set				
	2.4.1	Instruction Set by Classification			
	2.4.2	Data Transfer Instructions			
	2.4.3	Arithmetic Operation Instructions	59		
	2.4.4	Logic Operation Instructions			
	2.4.5	Shift Instructions	63		
	2.4.6	Branch Instructions	64		
	2.4.7	System Control Instructions	65		
	2.4.8	Floating-Point Operation Instructions	67		
	2.4.9	FPU-Related CPU Instructions	69		
	2.4.10	Bit Manipulation Instructions			
2.5	Process	ing States			



Sectio	on 3 Flo	oating-Point Unit (FPU)	75		
3.1	Features75				
3.2	Data For	mats	76		
	3.2.1	Floating-Point Format	76		
	3.2.2	Non-Numbers (NaN)	79		
	3.2.3	Denormalized Numbers	80		
3.3	Register 1	Descriptions	81		
	3.3.1	Floating-Point Registers	81		
	3.3.2	Floating-Point Status/Control Register (FPSCR)	82		
	3.3.3	Floating-Point Communication Register (FPUL)	83		
3.4	Rounding	J	84		
3.5	Floating-	Point Exceptions	85		
	3.5.1	FPU Exception Sources	85		
	3.5.2	FPU Exception Handling	86		
Sectio	on 4 Ca	che	87		
4.1	Features.		87		
	4.1.1	Cache Structure	87		
4.2	Register Descriptions		90		
	4.2.1	Cache Control Register 1 (CCR1)	90		
	4.2.2	Cache Control Register 2 (CCR2)	92		
4.3	Operation	n	96		
	4.3.1	Searching Cache	96		
	4.3.2	Read Access	98		
	4.3.3	Prefetch Operation (Only for Operand Cache)	98		
	4.3.4	Write Operation (Only for Operand Cache)	99		
	4.3.5	Write-Back Buffer (Only for Operand Cache)	99		
	4.3.6	Coherency of Cache and External Memory	101		
4.4	Memory-	Mapped Cache	102		
	4.4.1	Address Array	102		
	4.4.2	Data Array	103		
	4.4.3	Usage Examples	105		
	4.4.4	Notes	105		
Sectio	on 5 Ex	ception Handling	.107		
5.1	Overview	v	107		
	5.1.1	Types of Exception Handling and Priority	107		
	5.1.2	Exception Handling Operations	109		
	5.1.3	Exception Handling Vector Table	111		
5.2	Resets		113		



	5.2.1	Input/Output Pins	113
	5.2.2	Types of Reset	113
	5.2.3	Power-On Reset	114
	5.2.4	Manual Reset	116
5.3	Address 1	Errors	117
	5.3.1	Address Error Sources	117
	5.3.2	Address Error Exception Handling	118
5.4	Register 1	Bank Errors	119
	5.4.1	Register Bank Error Sources	119
	5.4.2	Register Bank Error Exception Handling	119
5.5	Interrupts	5	120
	5.5.1	Interrupt Sources	120
	5.5.2	Interrupt Priority Level	121
	5.5.3	Interrupt Exception Handling	122
5.6	Exception	ns Triggered by Instructions	123
	5.6.1	Types of Exceptions Triggered by Instructions	123
	5.6.2	Trap Instructions	124
	5.6.3	Slot Illegal Instructions	124
	5.6.4	General Illegal Instructions	124
	5.6.5	Integer Division Instructions	125
	5.6.6	Floating-Point Operation Instruction	126
5.7	When Ex	ception Sources Are Not Accepted	127
5.8	Stack Sta	tus after Exception Handling Ends	128
5.9	Usage No	Dtes	130
	5.9.1	Value of Stack Pointer (SP)	130
	5.9.2	Value of Vector Base Register (VBR)	130
	5.9.3	Address Errors Caused by Stacking of Address Error Exception Handling	130
Section	on 6 Int	errupt Controller (INTC)	131
61	Features		131
6.2	I catures.	tnut Pins	133
63	Register	Descriptions	134
0.5	631	Interrupt Priority Registers 01 02 06 to 16	154
	0.5.1	(IPR01 IPR02 IPR06 to IPR16)	135
	632	Interrupt Control Register () (ICR())	137
	633	Interrupt Control Register 1 (ICR1)	138
	634	IRO Interrupt Register (IRORR)	139
	635	Bank Control Register (IBCR)	141
	636	Bank Number Register (IBNR)	142
64	Internuot	Sources	143
5.7	menupt		175

	6.4.1	NMI Interrupt	143
	6.4.2	User Break Interrupt	143
	6.4.3	H-UDI Interrupt	143
	6.4.4	IRQ Interrupts	144
	6.4.5	On-Chip Peripheral Module Interrupts	145
6.5	Interrupt	Exception Handling Vector Table and Priority	146
6.6	Operation	n	151
	6.6.1	Interrupt Operation Sequence	151
	6.6.2	Stack after Interrupt Exception Handling	154
6.7	Interrupt	Response Time	155
6.8	Register 1	Banks	161
	6.8.1	Banked Register and Input/Output of Banks	162
	6.8.2	Bank Save and Restore Operations	162
	6.8.3	Save and Restore Operations after Saving to All Banks	164
	6.8.4	Register Bank Exception	165
	6.8.5	Register Bank Error Exception Handling	165
6.9	Data Tra	nsfer with Interrupt Request Signals	166
	6.9.1	Handling Interrupt Request Signals as Sources for	
		CPU Interrupt but Not DMAC Activating	167
	6.9.2	Handling Interrupt Request Signals as Sources for	
		Activating DMAC but Not CPU Interrupt	167
6.10	Usage No	ote	168
	6.10.1	Timing to Clear an Interrupt Source	168
Section	on 7 Bu	Is State Controller (BSC)	169
7.1	Features.		169
7.2	Input/Ou	tput Pins	172
7.3	Area Ove	erview	174
	7.3.1	Address Map	174
	7.3.2	Data Bus Width and Pin Function Setting in Each Area	175
7.4	Register 1	Descriptions	176
	7.4.1	Common Control Register (CMNCR)	177
	7.4.2	CSn Space Bus Control Register (CSnBCR) (n = 0, 3 to 6)	179
	7.4.3	CSn Space Wait Control Register (CSnWCR) (n = 0, 3 to 6)	184
	7.4.4	SDRAM Control Register (SDCR)	205
	7.4.5	Refresh Timer Control/Status Register (RTCSR)	208
	7.4.6	Refresh Timer Counter (RTCNT)	210
	7.4.7	Refresh Time Constant Register (RTCOR)	211
	7.4.8	AC Characteristics Switching Register (ACSWR)	212
	7.4.9	AC Characteristics Switching Key Register (ACKEYR)	213

	7.4.10	Sequence to Write to ACSWR	
	7.4.11	Internal Bus Master Bus Priority Register (IBMPR)	
7.5	Operatio	on	
	7.5.1	Endian/Access Size and Data Alignment	
	7.5.2	Normal Space Interface	
	7.5.3	Access Wait Control	229
	7.5.4	CSn Assert Period Expansion	
	7.5.5	SDRAM Interface	
	7.5.6	SRAM Interface with Byte Selection	
	7.5.7	PCMCIA Interface	
	7.5.8	Wait between Access Cycles	
	7.5.9	Others	
~			
Sect	ion 8 D	Direct Memory Access Controller (DMAC)	293
8.1	Features	5	
8.2	Input/O	utput Pins	
8.3	Register	r Descriptions	
	8.3.1	DMA Source Address Registers (SAR)	
	8.3.2	DMA Destination Address Registers (DAR)	
	8.3.3	DMA Transfer Count Registers (DMATCR)	
	8.3.4	DMA Channel Control Registers (CHCR)	
	8.3.5	DMA Reload Source Address Registers (RSAR)	
	8.3.6	DMA Reload Destination Address Registers (RDAR)	
	8.3.7	DMA Reload Transfer Count Registers (RDMATCR)	
	8.3.8	DMA Operation Register (DMAOR)	
	8.3.9	DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)	
8.4	Operation	n	
	8.4.1	Transfer Flow	
	8.4.2	DMA Transfer Requests	323
	8.4.3	Channel Priority	
	8.4.4	DMA Transfer Types	
	8.4.5	Number of Bus Cycles and DREQ Pin Sampling Timing	339
Cast		le ale Dulas Concentrar (CDC)	242
	Easture		
9.1	Features	S	
9.2	Input/O	utput Pins	
9.5	CIOCK C	perating Modes	
9.4	Kegistei	En group ou Control Do sister (EDOCD)	
0.5	9.4.1 Chan -ir	rrequency Control Register (FRQCR)	
9.3	Changir	ig me riequency	



	9.5.1	Changing the Multiplication Rate	357
	9.5.2	Changing the Division Ratio	358
9.6	Notes on	Board Design	359
	9.6.1	Note on Inputting External Clock	359
	9.6.2	Note on Using an External Crystal Resonator	359
	9.6.3	Note on Resonator	
	9.6.4	Note on Using a PLL Oscillation Circuit	
Section	on 10 V	Vatchdog Timer (WDT)	
10.1	Features.		
10.2	Input/Ou	tput Pin	
10.3	Register	Descriptions	
	10.3.1	Watchdog Timer Counter (WTCNT)	
	10.3.2	Watchdog Timer Control/Status Register (WTCSR)	
	10.3.3	Watchdog Reset Control/Status Register (WRCSR)	
	10.3.4	Notes on Register Access	
10.4	WDT Us	age	
	10.4.1	Canceling Software Standby Mode	
	10.4.2	Changing the Frequency	
	10.4.3	Using Watchdog Timer Mode	370
	10.4.4	Using Interval Timer Mode	
10.5	Usage No	otes	
	10.5.1	Timer Variation	373
	10.5.2	Prohibition against Setting H'FF to WTCNT	373
	10.5.3	System Reset by WDTOVF Signal	373
	10.5.4	Manual Reset in Watchdog Timer Mode	
Section	on 11 P	ower-Down Modes	
11.1	Features.		375
	11.1.1	Power-Down Modes	
11.2	Register	Descriptions	
	11.2.1	Standby Control Register (STBCR)	
	11.2.2	Standby Control Register 2 (STBCR2)	
	11.2.3	Standby Control Register 3 (STBCR3)	
	11.2.4	Standby Control Register 4 (STBCR4)	
	11.2.5	System Control Register 1 (SYSCR1)	
	11.2.6	System Control Register 2 (SYSCR2)	
	11.2.7	System Control Register 3 (SYSCR3)	
11.3	Operation	n	
	11.3.1	Sleep Mode	389



	11.3.2	Software Standby Mode	
	11.3.3	Software Standby Mode Application Example	
	11.3.4	Module Standby Function	
11.4	Usage N	lotes	394
Secti	on 12	Ethernet Controller (EtherC)	395
12.1	Features		395
12.1	Innut/O	utnut Pins	397
12.2	Register	Description	399
12.5	12.3.1	EtherC Mode Register (ECMR)	400
	12.3.1	EtherC Status Register (ECSR)	403
	12.3.3	EtherC Interrupt Permission Register (ECSIPR)	405
	12.3.4	PHY Interface Register (PIR)	406
	12.3.5	MAC Address High Register (MAHR)	
	12.3.6	MAC Address Low Register (MALR)	
	12.3.7	Receive Frame Length Register (RFLR)	
	12.3.8	PHY Status Register (PSR)	
	12.3.9	Transmit Retry Over Counter Register (TROCR)	
	12.3.10	Delayed Collision Detect Counter Register (CDCR)	
	12.3.11	Lost Carrier Counter Register (LCCR)	
	12.3.12	Carrier Not Detect Counter Register (CNDCR)	
	12.3.13	CRC Error Frame Counter Register (CEFCR)	
	12.3.14	Frame Receive Error Counter Register (FRECR)	
	12.3.15	Too-Short Frame Receive Counter Register (TSFRCR)	
	12.3.16	Too-Long Frame Receive Counter Register (TLFRCR)	
	12.3.17	Residual-Bit Frame Counter Register (RFCR)	
	12.3.18	Multicast Address Frame Counter Register (MAFCR)	
	12.3.19	IPG Register (IPGR)	
	12.3.20	Automatic PAUSE Frame Set Register (APR)	
	12.3.21	Manual PAUSE Frame Set Register (MPR)	
	12.3.22	PAUSE Frame Retransfer Count Set Register (TPAUSER)	
12.4	Operation		
	12.4.1	Transmission	
	12.4.2	Reception	
	12.4.3	MII Frame Timing	
	12.4.4	Accessing MII Registers	
	12.4.5	Magic Packet Detection	
	12.4.6	Operation by IPG Setting	
	12.4.7	Flow Control	
12.5	Connect	ion to PHY-LSI	



12.6	Usage Notes		
Secti	on 13	Ethernet Controller Direct Memory	
		Access Controller (E-DMAC)	
13.1	Feature	38	437
13.2	Registe	r Descriptions	
	13.2.1	E-DMAC Mode Register (EDMR)	
	13.2.2	E-DMAC Transmit Request Register (EDTRR)	441
	13.2.3	E-DMAC Receive Request Register (EDRRR)	
	13.2.4	Transmit Descriptor List Address Register (TDLAR)	443
	13.2.5	Receive Descriptor List Address Register (RDLAR)	
	13.2.6	EtherC/E-DMAC Status Register (EESR)	445
	13.2.7	EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)	
	13.2.8	Transmit/Receive Status Copy Enable Register (TRSCER)	
	13.2.9	Receive Missed-Frame Counter Register (RMFCR)	455
	13.2.10	Transmit FIFO Threshold Register (TFTR)	456
	13.2.11	FIFO Depth Register (FDR)	457
	13.2.12	Receiving Method Control Register (RMCR)	
	13.2.13	E-DMAC Operation Control Register (EDOCR)	459
	13.2.14	Receiving-Buffer Write Address Register (RBWAR)	
	13.2.15	Receiving-Descriptor Fetch Address Register (RDFAR)	
	13.2.16	Transmission-Buffer Read Address Register (TBRAR)	
	13.2.17	Transmission-Descriptor Fetch Address Register (TDFAR)	
	13.2.18	Flow Control FIFO Threshold Register (FCFTR)	
	13.2.19	Receive Data Padding Setting Register (RPADIR)	
	13.2.20	Transmit Interrupt Register (TRIMD)	
	13.2.21	Checksum Mode Register (CSMR)	
	13.2.22	Checksum Skipped Bytes Monitor Register (CSSBM)	467
	13.2.23	Checksum Monitor Register (CSSMR)	
13.3	Operati	on	
	13.3.1	Descriptor List and Data Buffers	
	13.3.2	Transmission	
	13.3.3	Reception	
	13.3.4	Multi-Buffer Frame Transmit/Receive Processing	
	13.3.5	Padding Receive Data	
	13.3.6	Checksum Calculation Function	
	13.3.7	Usage Notes	491



Secti	on 14	DMAC That Works with Encryption/Decryption	
		and Forward Error Correction Core (A-DMAC)	493
14.1	Overvie	ew	493
	14.1.1	Features	493
	14.1.2	Overall Configuration of the A-DMAC	494
	14.1.3	Restrictions on the A-DMAC	497
14.2	Registe	er Descriptions	498
	14.2.1	Channel [i] Processing Control Register $(C[i]C)$ $(i = 0, 1)$	499
	14.2.2	Channel [i] Processing Mode Register (C[i]M) (i = 0, 1)	502
	14.2.3	Channel [i] Processing Interrupt Request Register (C[i]I) (i = 0, 1)	503
	14.2.4	Channel [i] Processing Descriptor Start Address Register	
		(C[i]DSA) $(i = 0, 1)$	505
	14.2.5	Channel [i] Processing Descriptor Current Address Register	
		(C[i]DCA) (i = 0, 1)	506
	14.2.6	Channel [i] Processing Descriptor 0 Register (C[i]D0) [Control] (i = 0, 1) 507
	14.2.7	Channel [i] Processing Descriptor 1 Register	
		(C[i]D1) [Source Address] $(i = 0, 1)$	513
	14.2.8	Channel [i] Processing Descriptor 2 Register	
		(C[i]D2) [Destination Address] $(i = 0, 1)$	514
	14.2.9	Channel [i] Processing Descriptor 3 Register	
		(C[i]D3) [Data Length] $(i = 0, 1)$	514
	14.2.10	Channel [i] Processing Descriptor 4 Register	
		(C[i]D4) [Checksum Value Write Address] (i = 0, 1)	516
	14.2.11	FEC DMAC Processing Control Register (FECC)	516
	14.2.12	2 FEC DMAC Processing Interrupt Request Register (FECI)	520
	14.2.13	FEC DMAC Processing Descriptor Start Address Register (FECDSA)	523
	14.2.14	FEC DMAC Processing Descriptor Current Address Register (FECDCA	.) 524
	14.2.15	FEC DMAC Processing Descriptor 0 Register (FECD00) [Control]	525
	14.2.16	5 FEC DMAC Processing Descriptor 1 Register	
		(FECD01D0A) [Destination Address]	529
	14.2.17	FEC DMAC Processing Descriptor 2 Register	
		(FECD02S0A) [Source 0 Address]	529
	14.2.18	3 FEC DMAC Processing Descriptor 3 Register	
		(FECD03S1A) [Source 1 Address]	530
14.3	Functio	Dns	531
	14.3.1	DMAC Channel Function	532
	14.3.2	Checksum	533
	14.3.3	FEC Channel	533
	14.3.4	FEC Operation	534



14.4	4.4 Channel Operation		535	
	14.4.1 Descriptor Format			
	14.4.2	Basic Channel Operation		
	14.4.3	Checksum		
14.5	FEC Channel Operation		539	
	14.5.1	Descriptor Format for FEC Channel	539	
	14.5.2	Basic FEC Channel Operation		
Sectio	on 15	Stream Interface (STIF)		
15.1	Features	atures		
15.2	Input/Ou	Itput Pins		
15.3	Register	Descriptions		
	15.3.1	STIF Mode Select Register (STMDR)		
	15.3.2	STIF Control Register (STCTLR)	550	
	15.3.3	STIF Internal Counter Control Register (STCNTCR)		
	15.3.4	STIF Internal Counter Set Register (STCNTVR)	553	
	15.3.5	STIF Status Register (STSTR)	553	
	15.3.6	STIF Interrupt Enable Register (STIER)	556	
	15.3.7	STIF Transfer Size Register (STSIZER) (n = 0,1)	557	
	15.3.8	STIFPWM Mode Register (STPWMMR)	558	
	15.3.9	STIFPWM Control Register (STPWMCR)		
	15.3.10	STIFPWM Register (STPWMR)		
	15.3.11	STIFPCR0, STIFPCR01 Registers (STPCR0R, STPCR1R)	565	
	15.3.12	STIFSTC0, STIFSTC1 Registers (STSTC0R, STSTC1R)		
	15.3.13	STIF Lock Control Register (STLKCR)		
	15.3.14	STIF Debugging Status Register (STDBGR)		
15.4	Example	s of Clock Connection to Another Device		
	15.4.1	A Basic Example		
	15.4.2	An Example of Clock Connection		
		When Another Device Has No Clock Input		
	15.4.3	An Example of Clock Connection		
		When Another Device Has No Clock Output		
15.5	Input/Ou	Itput Timing		
15.6	PCR Clo	ck Recovery Module (PCRRCV)		
	15.6.1	Operation of PCR Clock Recovery	579	
	15.6.2	PCR Clock Recovery Operation		



Section	on 16 S	erial Sound Interface (SSI)	585
16.1	Features		
16.2	Input/Ou	tput Pins	587
16.3	Register	Description	588
	16.3.1	Control Register (SSICR)	589
	16.3.2	Status Register (SSISR)	595
	16.3.3	Transmit Data Register (SSITDR)	600
	16.3.4	Receive Data Register (SSIRDR)	600
	16.3.5	SSI Clock Selection Register (SCSR)	601
16.4	Operatio	n Description	602
	16.4.1	Bus Format	602
	16.4.2	Non-Compressed Modes	603
	16.4.3	Operation Modes	613
	16.4.4	Transmit Operation	614
	16.4.5	Receive Operation	617
	16.4.6	Temporary Stop and Restart Procedures in Transmit Mode	620
	16.4.7	Serial Bit Clock Control	621
16.5	Usage N	otes	622
	16.5.1	Limitations from Overflow during Receive DMA Operation	622
Section	on 17 U	JSB 2.0 Host/Function Module (USB)	623
17.1	Features		623
17.2	Input / O	utput Pins	626
17.3	Register	Description	628
	17.3.1	System Configuration Control Register (SYSCFG)	635
	17.3.2	CPU Bus Wait Setting Register (BUSWAIT)	639
	1722		
	17.3.3	System Configuration Status Register (SYSSTS)	640
	17.3.3 17.3.4	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR)	640 642
	17.3.3 17.3.4 17.3.5	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE)	640 642 648
	17.3.3 17.3.4 17.3.5 17.3.6	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG)	640 642 648 651
	17.3.3 17.3.4 17.3.5 17.3.6 17.3.7	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO)	640 642 648 651 652
	17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)	640 642 648 651 652 654
	17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) .	640 642 651 651 652 654 661
	17.3.5 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0)	640 642 651 651 654 661 665
	17.3.5 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0) Interrupt Enable Register 1 (INTENB1)	640 642 651 652 654 661 665 667
	17.3.5 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.10 17.3.11	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0) BRDY Interrupt Enable Register (BRDYENB)	
	17.3.5 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.11 17.3.12 17.3.13	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0) Interrupt Enable Register 1 (INTENB1) BRDY Interrupt Enable Register (BRDYENB) NRDY Interrupt Enable Register (NRDYENB)	640 642 651 652 654 661 665 667 669 671
	17.3.3 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOSEL) FIFO Port Control Register (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0) BRDY Interrupt Enable Register (BRDYENB) BEMP Interrupt Enable Register (BEMPENB)	640 642 648 651 654 664 665 667 669 673
	17.3.5 17.3.4 17.3.5 17.3.6 17.3.7 17.3.8 17.3.9 17.3.10 17.3.10 17.3.11 17.3.12 17.3.13 17.3.14 17.3.15	System Configuration Status Register (SYSSTS) Device State Control Register (DVSTCTR) Test Mode Register (TESTMODE) DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG) FIFO Port Registers (CFIFO, D0FIFO, D1FIFO) FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) . Interrupts Enable Register 0 (INTENB0) Interrupt Enable Register 1 (INTENB1) BRDY Interrupt Enable Register (BRDYENB) NRDY Interrupt Enable Register (BEMPENB) BEMP Interrupt Enable Register (BEMPENB) SOF Control Register (SOFCFG)	640 642 642 651 652 654 665 665 667 673 673 675

	17.3.16	Interrupt Status Register 0 (INTSTS0)	677
	17.3.17	Interrupt Status Register 1 (INTSTS1)	682
	17.3.18	BRDY Interrupt Status Register (BRDYSTS)	688
	17.3.19	NRDY Interrupt Status Register (NRDYSTS)	689
	17.3.20	BEMP Interrupt Status Register (BEMPSTS)	691
	17.3.21	Frame Number Register (FRMNUM)	692
	17.3.22	µFrame Number Register (UFRMNUM)	695
	17.3.23	USB Address Register (USBADDR)	696
	17.3.24	USB Request Type Register (USBREQ)	697
	17.3.25	USB Request Value Register (USBVAL)	699
	17.3.26	USB Request Index Register (USBINDX)	700
	17.3.27	USB Request Length Register (USBLENG)	701
	17.3.28	DCP Configuration Register (DCPCFG)	702
	17.3.29	DCP Maximum Packet Size Register (DCPMAXP)	703
	17.3.30	DCP Control Register (DCPCTR)	704
	17.3.31	Pipe Window Select Register (PIPESEL)	714
	17.3.32	Pipe Configuration Register (PIPECFG)	716
	17.3.33	Pipe Buffer Setting Register (PIPEBUF)	723
	17.3.34	Pipe Maximum Packet Size Register (PIPEMAXP)	726
	17.3.35	Pipe Timing Control Register (PIPEPERI)	728
	17.3.36	PIPEn Control Registers (PIPEnCTR) (n = 1 to 9)	730
	17.3.37	PIPEn Transaction Counter Enable Registers (PIPEnTRE) (n = 1 to 5)	750
	17.3.38	PIPEn Transaction Counter Registers (PIPEnTRN) (n = 1 to 5)	752
	17.3.39	Device Address n Configuration Registers (DEVADDn) ($n = 0$ to A)	754
	17.3.40	Bus Wait Register (D0FWAIT, D1FWAIT)	757
17.4	Operation	n	758
	17.4.1	System Control and Oscillation Control	758
	17.4.2	Interrupt Functions	761
	17.4.3	Pipe Control	784
	17.4.4	FIFO Buffer Memory	794
	17.4.5	Control Transfers (DCP)	804
	17.4.6	Bulk Transfers (PIPE1 to PIPE5)	808
	17.4.7	Interrupt Transfers (PIPE6 to PIPE9)	810
	17.4.8	Isochronous Transfers (PIPE1 and PIPE2)	811
	17.4.9	SOF Interpolation Function	823
	17.4.10	Pipe Schedule	824
17.5	Usage No	- otes	826
	17.5.1	Power Supplies for the USB Module	826
	17.5.2	DTCH Interrupt	830



Secti	on 18	SD Host Interface (SDHI)	831	
Secti	on 19	I ² C Bus Interface 3 (IIC3)		
19.1	Featur	es		
19.2	9.2 Input/Output Pins			
19.3	Regist	er Descriptions		
	19.3.1	I ² C Bus Control Register 1 (ICCR1)		
	19.3.2	I ² C Bus Control Register 2 (ICCR2)		
	19.3.3	I ² C Bus Mode Register (ICMR)		
	19.3.4	I ² C Bus Interrupt Enable Register (ICIER)		
	19.3.5	I ² C Bus Status Register (ICSR)		
	19.3.6	Slave Address Register (SAR)		
	19.3.7	I ² C Bus Transmit Data Register (ICDRT)		
	19.3.8	I ² C Bus Receive Data Register (ICDRR)		
	19.3.9	I ² C Bus Shift Register (ICDRS)	849	
	19.3.1	0 NF2CYC Register (NF2CYC)	850	
19.4	Operat	tion	851	
	19.4.1	I ² C Bus Format	851	
	19.4.2	Master Transmit Operation	852	
	19.4.3	Master Receive Operation	854	
	19.4.4	Slave Transmit Operation	856	
	19.4.5	Slave Receive Operation	859	
	19.4.6	Clocked Synchronous Serial Format		
	19.4.7	Noise Filter		
	19.4.8	Example of Use		
19.5	Interru	pt Requests	869	
19.6	Bit Sy	nchronous Circuit	870	
19.7	Usage	Notes	873	
	19.7.1	Notes on Working in Multi-master Mode	873	
	19.7.2	Notes on Working in Master Receive Mode	873	
	19.7.3	Notes on Setting ACKBT in Master Receive Mode	873	
	19.7.4	Notes on the States of MST and TRN Bits when Arbitration Is Lost		
Secti	on 20	Host Interface (HIF)		
20.1	Featur	es		
20.2	Input/0	Output Pins	877	
20.3	Paralle	el Access		
	20.3.1	Operation		
	20.3.2	Connection Method		
20.4	Regist	er Descriptions	879	



	20.4.1	HIF Index Register (HIFIDX)	880
	20.4.2	HIF General Status Register (HIFGSR)	
	20.4.3	HIF Status/Control Register (HIFSCR)	883
	20.4.4	HIF Memory Control Register (HIFMCR)	886
	20.4.5	HIF Internal Interrupt Control Register (HIFIICR)	888
	20.4.6	HIF External Interrupt Control Register (HIFEICR)	889
	20.4.7	HIF Address Register (HIFADR)	890
	20.4.8	HIF Data Register (HIFDATA)	891
	20.4.9	HIF Boot Control Register (HIFBCR)	891
	20.4.10	HIFDREQ Trigger Register (HIFDTR)	893
	20.4.11	HIF Bank Interrupt Control Register (HIFBICR)	894
20.5	Memory	Map	896
20.6	Interface		897
	20.6.1	Basic Sequence	897
	20.6.2	Reading/Writing of HIF Registers other than HIFIDX and HIFIDX	898
	20.6.3	Consecutive Data Writing to HIFRAM by External Device	899
	20.6.4	Consecutive Data Reading from HIFRAM to External Device	
20.7	External	DMAC Interface	
20.8	Alignme	nt Control	
20.9	Interface	When External Device Power is Cut Off	
Cast	A1		
Secti	on 21 C	Compare Match Timer (CMT)	911
Secti 21.1	on 21 C Features	Compare Match Timer (CMT)	911 911
Secti 21.1 21.2	Features Register	Compare Match Timer (CMT) Descriptions	
Secti 21.1 21.2	Features Register 21.2.1	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR)	
21.1 21.2	on 21 C Features Register 21.2.1 21.2.2	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR)	
21.1 21.2	on 21 C Features Register 21.2.1 21.2.2 21.2.3	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT)	
21.1 21.2	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR)	911 911 912 913 914 916 916
21.1 21.2 21.3	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n	
21.1 21.2 21.3	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation	
21.1 21.2 21.3	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing	
21.1 21.2 21.3 21.4	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timings	911 911 912 913 914 916 916 917 917 917 918
21.1 21.2 21.3 21.4	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) Interval Count Operation CMCNT Count Timing Interrupt Sources and DMA Transfer Requests	911 911 912 913 914 916 916 917 917 917 918 918
21.1 21.2 21.3 21.4	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting	911 911 912 913 914 916 916 916 917 917 917 918 918 918
21.1 21.2 21.3 21.4	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing	911 911 912 913 914 916 916 917 917 917 917 918 918 918 919
21.1 21.2 21.3 21.4 21.5	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3 Usage N	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing s Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing otes	911 911 912 913 914 916 916 917 917 917 917 917 918 918 918 919 920
21.1 21.2 21.3 21.4 21.5	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3 Usage N 21.5.1	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing s Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing otes Conflict between Write and Compare-Match Processes of CMCNT	911 911 912 913 914 916 916 916 917 917 917 917 918 918 918 918 919 920 920
21.1 21.2 21.3 21.4 21.5	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3 Usage N 21.5.1 21.5.2	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing s Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing otes Conflict between Write and Compare-Match Processes of CMCNT Conflict between Word-Write and Count-Up Processes of CMCNT	911 911 912 913 914 916 916 916 917 917 917 917 917 918 918 918 918 918 920 920 921
21.1 21.2 21.3 21.4 21.5	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3 Usage N 21.5.1 21.5.2 21.5.3	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing s Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing otes Conflict between Write and Compare-Match Processes of CMCNT Conflict between Byte-Write and Count-Up Processes of CMCNT	911 911 912 913 914 916 916 917 917 917 917 917 918 918 918 918 918 919 920 920 921 922
21.1 21.2 21.3 21.4 21.5	on 21 C Features Register 21.2.1 21.2.2 21.2.3 21.2.4 Operatio 21.3.1 21.3.2 Interrupt 21.4.1 21.4.2 21.4.3 Usage N 21.5.1 21.5.2 21.5.3 21.5.4	Compare Match Timer (CMT) Descriptions Compare Match Timer Start Register (CMSTR) Compare Match Timer Control/Status Register (CMCSR) Compare Match Counter (CMCNT) Compare Match Constant Register (CMCOR) n Interval Count Operation CMCNT Count Timing s Interrupt Sources and DMA Transfer Requests Timing of Compare Match Flag Setting Timing of Compare Match Flag Clearing otes Conflict between Write and Compare-Match Processes of CMCNT Conflict between Byte-Write and Count-Up Processes of CMCNT Conflict between Byte-Write and Count-Up Processes of CMCNT Compare Match Between CMCNT and CMCOR	911 911 912 913 914 916 916 917 917 917 917 917 918 918 918 918 919 920 920 921 922 922



Section	on 22 S	Serial Communication Interface with FIFO (SCIF)	923	
22.1	Features			
22.2	Input/Ou	192 1947/Output Pins		
22.3	Register	Descriptions		
	22.3.1	Receive Shift Register (SCRSR)		
	22.3.2	Receive FIFO Data Register (SCFRDR)		
	22.3.3	Transmit Shift Register (SCTSR)		
	22.3.4	Transmit FIFO Data Register (SCFTDR)		
	22.3.5	Serial Mode Register (SCSMR)		
	22.3.6	Serial Control Register (SCSCR)		
	22.3.7	Serial Status Register (SCFSR)		
	22.3.8	Bit Rate Register (SCBRR)		
	22.3.9	FIFO Control Register (SCFCR)		
	22.3.10	FIFO Data Count Set Register (SCFDR)		
	22.3.11	Serial Port Register (SCSPTR)		
	22.3.12	Line Status Register (SCLSR)		
22.4	Operatio	n		
	22.4.1	Overview		
	22.4.2	Operation in Asynchronous Mode		
	22.4.3	Operation in Clocked Synchronous Mode		
22.5	SCIF Int	errupts		
22.6	Usage N	otes		
	22.6.1	SCFTDR Writing and TDFE Flag		
	22.6.2	SCFRDR Reading and RDF Flag		
	22.6.3	Break Detection and Processing		
	22.6.4	Sending a Break Signal		
	22.6.5	Receive Data Sampling Timing and Receive Margin (Asynchronous M	lode) 985	
Sectio	on 23 E	Pin Function Controller (PEC)	987	
23.1	Register	Descriptions	1003	
23.1	23 1 1	Port A I/O Register H (PAIORH)	1003	
	23.1.1	Port A Control Registers H2 and H1 (PACRH2 PACRH1)	1005	
	23.1.2	Port B I/O Register I (PBIORI)	1003	
	23.1.5	Port B Control Register I 1 (PBCRI 1)	1000	
	23.1.4	Port C I/O Registers H and L (PCIORH PCIORL)	1011	
	23.1.6	Port C Control Registers H1 L2 and L1 (PCCRH1 PCCRL2 PCCRL	1) 1012	
	23.1.0	Port D I/O Register I (PDIORI)	1012	
	23.1.7	Port D Control Register L1 (PDCRL1)	1010	
	23.1.9	Port E I/O Register L (PEIORL)	1021	
	23 1 10	Port E Control Registers L2 and L1 (PECRL2 PECRL1)	1022	

	23.1.11	Port F I/O Register L (PFIORL)	1026
	23.1.12	Port F Control Registers L2 and L1 (PFCRL2, PFCRL1)	1027
	23.1.13	Port G I/O Registers H and L (PGIORH, PGIORL)	1031
	23.1.14	Port G Control Registers H2, L2, and L1 (PGCRH2, PGCRL2, PGCR	L1) 1032
		- · · · · · · · ·	*
Section	on 24 I/	O Ports	1039
24.1	Port A		1039
	24.1.1	Register Descriptions	1039
	24.1.2	Port A Data Register H (PADRH)	1040
24.2	Port B		1042
	24.2.1	Register Descriptions	1042
	24.2.2	Port B Data Register L (PBDRL)	1043
24.3	Port C		1045
	24.3.1	Register Descriptions	1045
	24.3.2	Port C Data Registers H and L (PCDRH and PCDRL)	1046
24.4	Port D	-	1049
	24.4.1	Register Descriptions	1049
	24.4.2	Port D Data Register L (PDDRL)	1050
24.5	Port E	-	1052
	24.5.1	Register Descriptions	1052
	24.5.2	Port E Data Register L (PEDRL)	1053
24.6	Port F	-	1055
	24.6.1	Register Descriptions	1055
	24.6.2	Port F Data Register L (PFDRL)	1056
24.7	Port G	-	1058
	24.7.1	Register Descriptions	1059
	24.7.2	Port G Data Registers H and L (PGDRH and PGDRL)	1059
Section	on 25 U	Jser Break Controller (UBC)	1063
25.1	Features.		1063
25.2	Register	Descriptions	1065
	25.2.1	Break Address Register (BAR)	1066
	25.2.2	Break Address Mask Register (BAMR)	1067
	25.2.3	Break Data Register (BDR)	1068
	25.2.4	Break Data Mask Register (BDMR)	1069
	25.2.5	Break Bus Cycle Register (BBR)	1070
	25.2.6	Break Control Register (BRCR)	1072
25.3	Operation	n	1074
	25.3.1	Flow of the User Break Operation	1074
	25.3.2	Break on Instruction Fetch Cycle	1075



	25.3.3	Break on Data Access Cycle	
	25.3.4	Value of Saved Program Counter	
	25.3.5	Usage Examples	
25.4	Usage N	Notes	
Section	on 26	High-Performance User Debugging Interface (H-UDI)	
26.1	Features	5	1083
26.2	Input/O	utput Pins	
26.3	Register	r Descriptions	1085
	26.3.1	Bypass Register (SDBPR)	
	26.3.2	Instruction Register (SDIR)	
26.4	Operation	n	1087
	26.4.1	TAP Controller	
	26.4.2	Reset Configuration	
	26.4.3	TDO Output Timing	
	26.4.4	H-UDI Reset	1090
	26.4.5	H-UDI Interrupt	1090
26.5	Usage N	Notes	1091
Section	on 27	On-Chip RAM	1093
27.1	Features	5	1093
27.2	Usage N	Notes	
	27.2.1	Page Conflict	
	27.2.2	RAME and RAMWE Bits	
а <i>.</i> :	20		1005
Sectio	on 28	List of Registers	1095
28.1	Register	r Addresses	
	(by Fun	ctional Module, in Order of the Manual's Section Numbers)	1096
28.2	Register	r Bits	
28.3	Register	r States in Each Operating Mode	
Sectio	on 29 F	lectrical Characteristics	1171
29.1	Absolut	e Maximum Ratings	1171
29.1	Power of	n/Power off Sequence	
29.2	DC Cha	ractaristics	
29.5		ractoristics	
<i>4</i> 7.4	20/1	Clock Timing	1101 1107
	27.4.1 2012	Control Signal Timing	
	27.4.2 20/2	Control Signal Thining	1100 1107
	29.4.3	Dus Tilling	
	29.4.4	DWAC MOQUIE THINKS	1216



	29.4.5	Watchdog Timer Timing 1217		
	29.4.6	SCIF Module Timing		
	29.4.7	IIC3 Module Timing		
	29.4.8	SSI Module Timing 1222		
	29.4.9	USB Transceiver Timing		
	29.4.10	SDHI Module Timing		
	29.4.11	I/O Port Timing		
	29.4.12	HIF Module Signal Timing 1230		
	29.4.13	EtherC Module Signal Timing 1233		
	29.4.14	H-UDI Related Pin Timing		
	29.4.15	STIF Module Signal Timing (1) 1239		
	29.4.16	STIF Module Signal Timing (2) 1240		
	29.4.17	STIF Module Signal Timing (3)		
		(With Stream Input/Output Set Synchronized with STn_CLKIN Rise Time) 1241		
	29.4.18	STIF Module Signal Timing (4)		
		(With Stream Input/Output Set Synchronized with STn_CLKIN Fall Time). 1243		
	29.4.19	STIF Module Signal Timing (5)		
		(With Stream Output Set Synchronized with STn_CLKOUT Rise Time) 1245		
	29.4.20	STIF Module Signal Timing (6)		
		(With Stream Output Set Synchronized with STn_CLKOUT Fall Time) 1246		
	29.4.21	STIF Module Signal Timing (7) 1247		
	29.4.22	AC Characteristics Measurement Conditions 1248		
App	endix			
A.	Pin State			
В.	Product	Lineup 1252		
C.	Package	Dimensions 1253		
T., J		1055		
inde	х			



Section 1 Overview

1.1 Features

This LSI is a CMOS single-chip microcontroller that integrates a Renesas Technology original RISC (Reduced Instruction Set Computer) CPU core with peripheral functions required for an Ethernet system.

The CPU incorporated in this LSI is the SH-2A CPU, which features upward compatibility on the object code level with the SH-1 and SH-2 microcomputers. The CPU has a RISC-type instruction set and employs a superscalar architecture and the Harvard architecture, which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. This CPU realizes low-cost, high-performance, and high-functioning systems for applications such as high-speed realtime control, which was previously impossible with the conventional microcomputers.

This LSI includes an Ethernet controller (EtherC) that incorporates a media access controller (MAC) conforming to the IEEE802.3u standard, which offers the LAN connection in the rate of 10 or 100Mbps.

In addition, this LSI includes on-chip peripheral functions required for systems, such as, cache memory, RAM, a direct memory access controller (DMAC), a host interface (HIF), an USB2.0 host/function module (USB), an SD host interface (SDHI), an interrupt controller (INTC), a compare match timer (CMT), a serial communication interface with FIFO (SCIF), and I/O ports. Moreover, this LSI includes encryption functions (AES, DES and 3DES), message authentication code generating functions (HMAC-SHA-1, HMAC-SHA-224, and HMAC-SHA-256), an AV stream interface (STIF), and a serial sound interface (SSI), which can be applied to digital AV equipment with network features.

This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs. These on-chip functions significantly reduce costs of designing and manufacturing application systems.



1.2 Applications

Main applications: Network application equipment, consumer equipment, digital AV equipment

1.3 **Overview of Specifications**

Table 1.1 shows the overview of the specifications of this LSI.

Table 1.1 **Overview of SH7670 Group Specifications**

Classification	woodule/Function	Description
Memory	On-chip RAM	RAM size: 32 kbytes (four 8-kbyte banks)
	Cache memory	Instruction cache: 8 kbytes
		Operand cache: 8 kbytes
		• 128-entry, 4-way set associative, 16-byte block length configuration each for the instruction cache and operand cache
		• Write-back, write-through and LRU replacement algorithm
		Cache locking function available (only for operand cache); ways 2 and 3 can be locked

Classification Modulo/Eurotion Description

Classification	Module/Function	Description
CPU	CPU	Renesas Technology original SuperH architecture
		• Compatible with SH-1, SH-2, and SH-2E at object code
		level
		32-bit internal data bus
		General-register architecture
		Sixteen 32-bit general registers
		Four 32-bit control registers
		Four 32-bit system registers
		Register bank for high-speed response to interrupts
		RISC-type instruction set
		(upward compatible with SH series)
		Instruction length: 16-bit fixed-length basic instructions for
		improved code efficiency and 32-bit instructions for high
		performance and usability
		Load/store architecture
		Delayed branch instructions
		 Instruction set based on C language
		Superscalar architecture to execute two instructions at
		one time including FPU
		Instruction execution time: Up to two instructions/cycle
		Address space: 4 Gbytes
		Internal multiplier
		Five-stage pipeline
		Harvard architecture



Classification	Module/Function	Description
CPU	Floating-point unit (FPU)	Floating-point co-processor included
		 Supports single-precision (32-bit) and double-precision (64-bit)
		 Supports data type and exceptions that conform to IEEE754 standard
		• Two rounding modes: Round to nearest and round to zero
		Denormalization modes: Flush to zero
		Floating-point registers
		 Sixteen 32-bit floating-point registers (single-precision × 16 words or double-precision × 8 words)
		Two 32-bit floating-point system registers
		Supports FMAC (multiplication and accumulation) instructions
		 Supports FDIV (division) and FSQRT (square root) instructions
		Supports FLDI0/FLDI1 (load constant 0/1) instructions
		Instruction execution time
		Latency (FMAC/FADD/FSUB/FMUL): Three cycles (single-precision), eight cycles (double-precision)
		Pitch (FMAC/FADD/FSUB/FMUL): One cycle (single- precision), six cycles (double-precision)
		Note: FMAC only supports single-precision.
		Five-stage pipeline
Interrupts	Interrupt controller (INTC)	 Nine external interrupt pins (NMI and IRQ7 to IRQ0)
(sources)		On-chip peripheral interrupts: Priority level set for each module
		Sixteen priority levels available
		Register bank enabling fast register saving and restoring in interrupt handling

External bus extension	Bus state controller (BSC)	• Address space for five areas (64 Mbytes each) and 32-bit external bus
		• The following features settable independently for each area:
		 Bus size: 8, 16, or 32 bits (depending on area)
		Access wait cycle count
		 Idle wait cycle setting (same area/different area)
		 Supports SRAM, SRAM with byte selection, and SDRAM by specifying memory to be connected for each area
		 — Supports the PCMCIA interface
		 Chip select signal output to an applicable area (Timings of CS asserting and negating are selectable by programming)
		SDRAM refreshing function
		 Supports auto-refreshing mode and self-refreshing mode
		SDRAM burst access function
DMA	Direct memory access controller (DMAC)	• Eight channels (External DMA requests available for two of them)
		Can be activated by on-chip peripheral modules
		Burst mode and cycle steal mode
		Supports intermittent mode (16 or 64 cycles)
		Auto-reloading of transfer information



Classification	Module/Function	Description
Clock	Clock pulse generator (CPG)	 Clock mode: Input clock can be selected from external input (EXTAL or CKIO) or crystal resonator (EXTAL/XTAL or USB_X1/USB_X2). Three types of clocks generated
		— CPU clock:
		— 200 MHz (maximum) (regular specifications)
		 — 133 MHz (maximum) (wide temperature specifications)
		— Bus clock:
		— 100 MHz (maximum) (regular specifications)
		 — 66 MHz (maximum) (wide temperature specifications) — Peripheral clock:
		— 50 MHz (maximum) (regular specifications)
		— 33 MHz (maximum) (wide temperature specifications)
		These maximum frequencies are target values that were set when we prepared this hardware manual. We will determine the guaranteed maximum frequencies after the final evaluation result of this LSI is obtained.
	Power-down modes	Three power-down modes provided to reduce the current consumption in this LSI
		— Sleep mode
		Software standby mode
 .		- Module standby mode
Timer	Compare match timer (CMT)	Iwo-channel 16-bit counter
		 Four types of clocks selectable (P
		Generates a compare match interrupt
	Watchdog timer (WDT)	One-channel watchdog timer
		A counter overflow can reset this LSI

Advanced communication	Ethernet controller • (EtherC)	MAC (Media Access Control) function
		 Data frame assembly/deassembly (frame format conforming to IEEE802.3)
		 CSMA/CD link management (for collision avoidance and processing in case of collision)
		— CRC processing
		 On-chip FIFOs (512 bytes for transmission and reception each)
		 Supports full-duplex data transmission and reception
		 Sends and receives short and long packets
		Conforms to the MII (Media Independent Interface) standard
		 Converts an 8-bit data stream from the MAC layer to a 4-bit MII nibble stream
		 — Station management (STA feature)
		— Eighteen TTL-level signals
		— Transfer rate: 10 or 100 Mbps
		 Magic Packet[™] with WOL (Wake On LAN) output
	DMAC for Ethernet controller (E-DMAC)	 Reduces CPU load using the descriptor management system
		• One channel for transfer from the EtherC receive FIFO to the receive buffer
		One channel for transfer from the transmit buffer to the EtherC transmit FIFO
		 Allows 16-byte burst transfer for efficient use of the system bus
		Supports single frame and multibuffer
		Calculates receive data checksum



Classification	Module/Function	Description
Advanced interface	Stream interface	Two-channel port in conjunction with A-DMAC
	(STIF)	• Serial mode or parallel mode selectable for each channel
		Supports MPEG2-TS and MPEG-PS transfer modes
		Supports push-type transfer and pull-type transfer to each device
		• External VCO control PWM timer and its output provided for each channel
		Stream clock output common to all channels and stream clock input for each channel
	Serial sound	Two-channel bidirectional serial transfer
	interface (SSI)	Supports various serial audio formats
		Supports master and slave functions
		Generates programmable word clock and bit clock
		Multichannel formats
		 Supports 8-, 16-, 18-, 20-, 22-, 24-, and 32-bit data formats
	USB2.0 host/function module (USB)	Conforms to USB version 2.0
		• Supports three transfer rates: 480 Mbps, 12 Mbps, and 1.5 Mbps
		Software and functions switchable
		• Connectable to multiple peripheral devices through one- stage hub while the software is running
		Software settable
		On-chip 8-kbyte RAM as a communication buffer
	SD host interface (SDHI) (Not supported in SH7672 and SH7670)	SD memory/IO card interface (1-bit/4-bit SD bus)
		• Error check functions: CRC7 (for commands) and CRC16 (for data)
		Interrupt requests: Card access interrupt, SDIO access
		interrupt, and card detect interrupt
		 DMAC transfer requests: SD_BUF write and SD_BUF read
		Supports card detection and write protection functions
	I ² C bus interface 3 (IIC3)	One channel
		On-chip master mode and slave mode

Advanced interface	Host interface (HIF)	 On-chip 4-kbyte buffer RAM (two 2-kbyte banks) Parallel connection of buffer RAM and external device with sixteen data pipe
		 Parallel connection of buffer RAM and the CPU of this LSI with the internal bus
		 A connected external device can access desired register after the register index was specified (However, addresses can be automatically updated during continuous buffer RAM access)
		Endian switchable
		 An interrupt can be requested to a connected external device
		 An internal interrupt can be requested to the CPU of this LSI
		 Allows booting from the buffer RAM by storing the instruction code beforehand from the external device in the buffer RAM
	Serial	Three channes
	communication interface with FIFO (SCIF)	 Clock synchronous mode or asynchronous mode selectable
		 Supports simultaneous transmission and reception (full- duplex communication)
		Dedicated baud rate generator
		 Separate 16-byte FIFO registers for transmission and reception
		Modem control function (asynchronous mode)



Classification	Wodule/Function	Description	
Encryption, hash, and error correction	Encryption functions (AES, DES and 3DES) (SH7671 and SH7670 support only DMAC function. They do not support encryption function.)	 Encryption/decryption engine can be activated by 2-channel dedicated DMAC (A-DMAC) or CPU By reading the descriptor using the A-DMAC, continuous encryption/decryption available by switching the source address (unprocessed data pointer), destination address (processed data storage address), and various settings (including encryption/decryption algorithm, encryption/decryption, ECB/CBC/OFB, keys, and IV) in real time Block-by-block encryption and decryption enabled by activation from the CPU 	
	Message authentication code generating functions (HMAC- SHA-1, HMAC- SHA-224, and HMAC-SHA-256) (Not supported in	By reading the descriptor using the A-DMAC, generation of message authentication codes and checksum calculation in conjunction with encryption/decryption processing are available	
	SH7671 and SH7670)		
	Forward error correction (FEC)	• By reading the descriptor using the dedicated F-DMAC, missing packets can be restored quickly by switching the source address (read packet pointer), destination address (restoration packet storage address), and packet size in real time	
		• Arbitrary values can be used for the read packet pointer, read packet count, restoration packet storage address, and packet size	
Debugging	User break controller (UBC)	Two break channels	
function		 Addresses, data values, type of access, and data size can be set as break conditions 	
	User debugging interface (H-UDI)	Supports E10A emulator	
		JTAG-standard pin assignment	
		Supports boundary scan	
I/O ports		 Eighty-six general input/output pins and eight general input pins 	
		Input or output of I/O ports can be selected for each bit	
Classification	module/Function	De	escription
-----------------------	-----------------	----	---
Package		•	P-FBGA1717-256 (0.8 pitch)
Power supply voltage		•	I/O: 3.3 \pm (0.2) V, internal: 1.2 \pm (0.1) V
Operating temperating	ature (°C)	٠	-20 to +70°C (regualr specifications)
_		•	-40 to +85°C (wide temperature specifications)
	TM		

Classification Module/Function Description

Notes: * Magic Packet[™] is a registered trademark of Advanced Micro Devices, Inc.



1.4 Product Lineup

Table 1.2 lists the products and figure 1.1 shows how to read their type names.

Table 1.2Product Lineup

Type Name	ROM					
(Abbreviation)	Size	RAM Size	Package	Encryption	SDHI	Remarks
R5S76700	-	32 kbytes	P-FBGA256 -17 × 17 -0.8	Not mounted	Not mounted	SH7670
R5S76710	-	32 kbytes	P-FBGA256 -17 × 17 -0.8	Not mounted	Mounted	SH7671
R5S76720	-	32 kbytes	P-FBGA256 -17 × 17 -0.8	Mounted	Not mounted	SH7672
R5S76730	-	32 kbytes	P-FBGA256 -17 × 17 -0.8	Mounted	Mounted	SH7673



Figure 1.1 Reading of Type Name

• Small package

Package	Code	Body Size	Pin Pitch
P-FBGA256 –17 × 17 –0.8	PRBG0256GA-A	17 × 17mm	0.8 mm

1.5 Block Diagram

T.B.D

Figure 1.2 Block Diagram

1.6 Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
А	PA17/ A17	A00	PB04/ CE2A/ IRQ2/ DACK1	PB00/ WAIT/ SDA	PB06/ CS4	WE1/ DQMLU/ WE	D09	D12	D15	D05	D02	A16	A13	A10	A07	A04	A01	RAS	CAS	VssQ
в	PA19/ A19	PA18/ A18	PB05/CS5/ CE1A/ IRQ3/ TEND1	PB02/ CE2B/ IRQ0	RD	PB07/ BS	D08	D10	D14	D06	D03	D00	A14	A11	A08	A05	A02	CS3	VssQ	CKE
С	PA22/ A22	PA21/ A21	PA20/ A20	PB03/CS6/ CE1B/ IRQ1/ DREQ1	PB01/ IOIS16/ SCL	CSO	WE0/ DQMLL	D11	D13	D07	D04	D01	A15	A12	A09	A06	A03	VssQ	RDWR	скіо
D	HIFMD/ PA25/ A25	PA24/ A24	PA23/ A23	VssQ_14	Vss_07	VccQ_14	Vcc_07	VssQ_13	VccQ_13	VccQ_12	VssQ	VssQ_12	Vcc_06	Vss_06	VccQ_11	VssQ_11	VssQ_10	WE3/ DQMUU/ ICIOWR	WE2/ DQMUL/ ICIORD	D25
E	PC18/ LNKSTA	PC19/ EXOUT	PC20/ WOL	VssQ_00													VssQ_09	D24	D26	D28
F	PC13/ TX_CLK	PC16/ MDIO	PC17/ MDC	VccQ_00														D27	D29	D30
G	PC07/ MII_TXD3	PC11/ TX_ER	PC12/ TX_EN	Vss_00													VccQ_09	D31	D23	D22
н	PC04/ MII_TXD0	PC05/ MII_TXD1	PC06/ MII_TXD2	Vcc_00													VccQ_08	VccQ_07	D21	D20
J	PC10/ RX_CLK	PC14/ COL	PC15/ CRS	VssQ_01													VssQ_08	VssQ_07	D19	D18
к	PC03/ MII_RXD3	PC08/ RX_DV	PC09/ RX_ER	VccQ_01				SH7	7673/S	H7672/	/SH767	71/SH7	670				Vcc_05	VssQ	D17	D16
L	PC00/ MII_RXD0	PC01/ MII_RXD1	PC02/ MII_RXD2	VccQ_02						Тор	view						Vss_05	PF05/ ST0_D5/ RTS0	PF06/ ST0_D6/ SSIDATA0	PF07/ ST0_D7/ SSIWS0
м	TESTMD	ASEMD	PD07/ IRQ7/ SDCLK	VssQ													VssQ	PF02/ ST0_D2/ RxD0	PF03/ ST0_D3/ SCK0	PF04/ ST0_D4/ CTS0
N	PD04/ IRQ4/ SDWP	PD05/ IRQ5/ SDCD	PD06/ IRQ6/ SDCMD	VssQ_02													VccQ_06	PF01/ ST0_D1/ TxD0	PF10/ ST0_SYC/ DACK0	PF00/ ST0_D0
Ρ	PD01/ IRQ1/ SDDAT1	PD02/ IRQ2/ SDDAT2	PD03/ IRQ3/ SDDAT3	Vcc_01													VssQ_06	PF11/ ST0_PWM/ TEND0	PF08/ ST0_REQ	PF09/ ST0_VLD/ DREQ0
R	PG14/ HIFD14	PG15/ HIFD15	PD00/ IRQ0/ SDDAT0	Vcc_02		Vcc_04 WDTOVF							ST0_ CLKIN/ SSISCK0	ST0_ VCO_ CLKIN						
т	PG11/ HIFD11	PG12/ HIFD12	PG13/ HIFD13	Vss_01													Vss_04	VssQ	MD_BW	ASEBRK/ ASEBRKAK
U	PG09/ HIFD09	PG10/ HIFD10	VssQ	VssQ_02	VssQ_03	VccQ_03	VssQ	DG12	DV12	UV12	AV12	Vcc_03	Vss_03	VccQ_04	VccQ_05	VssQ_04	VssQ_05	MD_CK1	NMI	Vcc(PLL)
v	PG07/ HIFD07	VssQ	PG04/ HIFD04	PG01/ HIFD01	PG22/ HIFRS	PG17/ HIFRDY	VssQ	VssQ	VssQ	UG12	AG12	PE07/ ST1_D7/ SSIWS1	PE06/ ST1_D6/ SSIDATA1	PE01/ ST1_D1/ TxD1	PE03/ ST1_D3/ SCK1	ST1_VCO_ CLKIN/ AUDIO_CLK	тск	TDI	MD_CK0	EXTAL
w	VssQ	PG06/ HIFD06	PG03/ HIFD03	PG00/ HIFD00	PG21/ HIFWR	PG18/ HIFDREQ	PG16/ HIFEBL	DG33	VBUS	AG33	VssQ	USB_X1	PE05/ ST1_D5/ RTS1	PE02/ ST1_D2/ RxD1	PE10/ ST1_SYC/ CTS2	PE11/ ST1_PWM/ RTS2	ST1_ CLKIN/ SSISCK1	RES	TDO	XTAL
Y	PG08/ HIFD08	PG05/ HIFD05	PG02/ HIFD02	PG23/ HIFCS	PG20/ HIFRD	PG19/ HIFINT	DV33	DM	DP	AV33	REFRIN	USB_X2	PE04/ ST1_D4/ CTS1	PE09/ ST1_VLD/ SCK2	PE00/ ST1_D0/ RxD2	PE08/ ST1_REQ/ TxD2	ST_ CLKOUT	TRST	TMS	Vss(PLL)

Figure 1.3 Pin Assignments



1.7 Pin Functions

Table 1.3Pin Functions

Classification	Symbol	I/O	Name	Function
Power supply	Vcc	Ι	Power supply	Power supply pin for the internal logic circuit. All the Vcc pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	Vss	I	Ground	Ground pin. All the Vss pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
	VccQ	Ι	Power supply	Power supply pin for I/O pins. All the VccQ pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	VssQ	I	Ground	Ground pin. All the VssQ pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
Clock	EXTAL	Ι	External clock	Pin connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin.
	XTAL	0	Crystal resonator	Pin connected to a crystal resonator
	CKIO	I/O	System clock	Pin to supply the system clock to external devices
Operating mode control	MD_BW	Ι	Mode set	Pin to set the operating mode. Do not change signal levels on this pin during operation.
	MD_CK1, MD_CK0	Ι	Clock mode set	Pins to set the clock operating mode. Do not change signal levels on these pins during operation.
System control	RES	I	Power-on reset	This LSI enters the power-on reset state when this signal goes low.
	WDTOVF	0	Watchdog timer overflow	An overflow signal from the WDT is output on this pin.

Classification	Symbol	I/O	Name	Function
Interrupts	NMI	I	Non-maskable interrupt	Non-maskable interrupt request pin. Fix it high when not in use.
	IRQ7 to IRQ0	I	Interrupt requests	Maskable interrupt request pins
			7 to 0	Level-input or edge-input detection can be selected. When the edge-input detection is selected, the rising edge or falling edge can also be selected.
Address bus	A25 to A00	0	Address bus	Addresses are output on these pins.
Data bus	D31 to D00	I/O	Data bus	Bidirectional data bus pins
Bus control	$\overline{\text{CS0}}$, $\overline{\text{CS3}}$ to $\overline{\text{CS6}}$	0	Chip select 0, 3 to 6	Chip-select signal pins for external memory or devices
	RD	0	Read	Indicates that data is read from an external device.
	RD/WR	0	Read/write	Read/write signal pin
	BS	0	Bus start	Bus cycle start signal pin
	WE3	0	Most significant byte write	Indicates that data is written to data bits 31 to 24 of the external memory or device.
	WE2	0	Second byte write	Indicates that data is written to data bits 23 to 16 of the external memory or device.
	WE1	0	Third byte write	Indicates that data is written to data bits 15 to 8 of the external memory or device.
	WE0	0	Least significant byte write	Indicates that data is written to data bits 7 to 0 of the external memory or device.
	WAIT	I	Wait	Input pin to insert a wait cycle into bus cycles during access to the external space
	RAS	0	RAS	Pin connected to the \overline{RAS} pin of SDRAM
	CAS	0	CAS	Pin connected to the \overline{CAS} pin of SDRAM
	CKE	0	Clock enable	Pin connected to the CKE pin of SDRAM
	DQMUU	0	Most significant byte select	Selects data bus bits 31 to 24 of SDRAM.



Classification	Symbol	I/O	Name	Function
Bus control	DQMUL	0	Second byte select	Selects data bus bits 23 to 16 of SDRAM.
	DQMLU	0	Third byte select	Selects data bus bits 15 to 8 of SDRAM.
	DQMLL	0	Least significant byte select	Selects data bus bits 7 to 0 of SDRAM.
	CE1A	0	PCMCIA card select (lower)	Chip enable signal pin for PCMCIA connected to area 5
	CE1B	0	PCMCIA card select (lower)	Chip enable signal pin for PCMCIA connected to area 6
	CE2A	0	PCMCIA card select (upper)	Chip enable signal pin for PCMCIA connected to area 5
	CE2B	0	PCMCIA card select (upper)	Chip enable signal pin for PCMCIA connected to area 6
	ICIOWR	0	PCMCIA I/O write strobe	Pin connected to the PCMCIA I/O write strobe
	ICIORD	0	PCMCIA I/O read strobe	Pin connected to the PCMCIA I/O read strobe
	WE	0	PCMCIA memory write strobe	Pin connected to the PCMCIA memory write strobe
	IOIS16	I	PCMCIA dynamic bus sizing	Indicates the 16-bit I/O of PCMCIA in little-endian mode. Fix this pin low in big-endian mode.
Direct memory access	DREQ0, DREQ1	I	DMA-transfer request	Input pins to receive external requests for DMA transfer
controller (DMAC)	DACK0, DACK1	0	DMA-transfer request acknowledge	Output pins for signals indicating acknowledge of external requests from external devices
	TEND0, TEND1	0	DMA-transfer end output	Output pins for DMA transfer end
Ethernet	CRS	Ι	Carrier sense	Carrier sensing pin
controller (EtherC)	COL	Ι	Collision	Collision detecting pin
(2.000)	MII_TXD3 to MII_TXD0	0	Transmit data	4-bit transmit data pins
	TX_EN	0	Transmit enable	Indicates that transmit data is ready on the MII_TXD3 to MII_TXD0 pins.

Classification	Symbol	I/O	Name	Function
Ethernet controller (EtherC)	TX_CLK	I	Transmit clock	Input reference timing signal of TX_EN, TX_ER, and MII_TXD3 to MII_TXD0
	TX_ER	0	Transmit error	Pin to notify the PHY-LSI of an error detected during transmission
	MII_RXD3 to MII_RXD0	Ι	Receive data	4-bit receive data pins
	RX_DV	I	Receive data valid	Indicates that valid receive data is present on the MII_RXD3 to MII_RXD0 pins
	RX_CLK	I	Receive clock	Input reference timing signal of RX_DV, RX_ER, and MII_RXD3 to MII_RXD0
	RX_ER	Ι	Receive error	Pin to recognize the state of an error detected during reception
	MDC	0	Clock for management	Input reference timing signal of transfer data on the MDIO pin
	MDIO	I/O	Management data I/O	Bidirectional pin to exchange management data
	WOL	0	MAGIC packet reception	Indicates that a Magic Packet [™] * was received.
	LNKSTA	I	Link status	Input pin to receive the link status signal from the PHY-LSI
	EXOUT	0	General output	External output pin
Stream	ST_CLKOUT	0		Data clock output pin
Interface (STIF)	ST1_CLKIN, ST0_CLKIN	I		Data clock input pins
	ST1_SYC, ST0_SYC	I/O		Synchronizing signal pins
	ST1_REQ, ST0_REQ	I/O		Request signal pins
	ST1_VLD, ST0_VLD	I/O		Data enable pins
	ST1_D[7:0], ST0_D[7:0]	I/O		Data pins (The value 0 is used in serial mode)
	ST1_VCO_CLKIN, ST0_VCO_CLKIN	Ι		VCX0 clock pins



Classification	Symbol	I/O	Name	Function
Stream interface (STIF)	ST1_PWM, ST0_PWM	0		PWM output pins
Serial sound interface (SSI)	SSIDATA1, SSIDATA0	I/O	SSI data I/O	Serial data I/O pins
	SSISCK1, SSISCK0	I/O	SSI clock I/O	Serial clock I/O pins
	SSIWS1, SSIWS0	I/O	SSI clock LR I/O	Word select I/O pins
	AUDIO_CLK	I	External clock for SSI audio	The external clock for audio is input to this pin.
USB2.0	DP	I/O	USB D+ data	USB bus D+ data pin
host/function	DM	I/O	USB D- data	USB bus D- data pin
	VBUS	Ι	VBUS input	Connect this pin to Vbus of the USB bus.
	REFRIN	I	Reference input	Connect this pin to AG33 through a resistor of 5.6 k Ω \pm 1%.
	USB_X1	Ι	Crystal	Pins connected to the crystal
	USB_X2	0	resonator/external clock input for USB	resonator for USB. When an external clock is used, connect it to the USB_1 pin with the USB_2 pin open.
	AV33	I	Analog power supply for transceiver	Power supply pin for the core (3.3 V (Typ) supplied)
	AG33	Ι	Analog ground for transceiver	Ground pin for the core
	AV12	Ι	Analog power supply for transceiver	Power supply pin for the core (1.2 V (Typ) supplied)
	AG12	Ι	Analog ground for transceiver	Ground pin for the core
	DV33	I	Power supply for transceiver pins	Power supply pin for pins (3.3 V (Typ) supplied)
	DG33	Ι	Ground for transceiver pins	Ground pin for transceiver pins
	DV12	Ι	Power supply for transceiver pins	Power supply pin for transceiver pins (1.2 V (Typ) supplied)

Classification	Symbol	I/O	Name	Function
USB2.0 host/function	DG12	I	Ground for transceiver pins	Ground pin for transceiver pins
module (USB)	UV12	I	Digital power supply for transceiver	Power supply pin for the core (1.2V (Typ) supplied)
	UG12	I	Digital ground for transceiver	Ground pin for the core
SD host	SDCLK	0	SD clock	SD clock output pin
interface (SDHI)	SDCMD	I/O	SD command	SD command output/response input signal pin
	SDDATA3 to SDDATA0	I/O	SD data	SD data bus signal pins
	SDCD	Ι	SD card detect	SD card detection pin
	SDWP	Ι	SD write protect	SD write protect signal pin
l ² C bus	SCL	I/O	Serial clock pin	Serial clock I/O pin
interface 3 (IIC3)	SDA	I/O	Serial data pin	Serial data I/O pin
Host interface (HIF)	HIFD15 to HIFD00	I/O	HIF data bus	HIF address, data, and command I/O pins
	HIFCS	I	HIF chip select	Input pin to receive the HIF chip select signal
	HIFRS	I	HIF register select	Pin for access type switching instruction to the HIF
	HIFWR	Ι	HIF write	Write strobe signal pin
	HIFRD	I	HIF read	Read strobe signal pin
	HIFINT	0	HIF interrupt	Pin to make an interrupt request from the HIF to the external device
	HIFMD	Ι	HIF mode	Pin to specify HIF boot mode
	HIFDREQ	0	HIFDMAC transfer request	Pin to request the external device for DMA transfer to the HIFRAM
	HIFEBL	Ι	HIF pin enable	A high-level input on this pin activates all the HIF pins other than this pin.
	HIFRDY	0	HIF boot ready	Indicates that the HIF module reset was canceled in this LSI and that accesses to the HIF module from the external device are acceptable.



Classification	Symbol	I/O	Name	Function					
Serial	TXD2 to TXD0	0	Transmit data	Transmit data pins					
communication interface with	RXD2 to RXD0	I	Receive data	Receive data pins					
FIFO (SCIF)	SCK2 to SCK0	I/O	Serial clock	Clock input pins					
	RTS2 to RTS0	0	Request to send	Modem control pins					
	CTS2 to CTS0	I	Clear to send	Modem control pins					
I/O ports	PA25 to PA17	I/O	General port	9-bit general I/O port pins					
	PB07, PB05, PB04	I/O	General port	3-bit general I/O port pins					
	PB06, PB03 to PB00	Ι	General port	5-bit general input port pins					
	PC20 to PC01	I/O	General port	20-bit general I/O port pins					
	PC00	Ι	General port	1-bit general input port pin					
	PD07, PD06, PD03 to PD00	I/O	General port	6-bit general I/O port pins					
	PD05, PD04	Ι	General port	2-bit general input port pins					
	PE11 to PE00	I/O	General port	12-bit general I/O port pins					
	PF11 to PF00	I/O	General port	12-bit general I/O port pins					
	PG23 to PG00	I/O	General port	24-bit general I/O port pins					
User	ТСК	I	Test clock	Test clock input pin					
debugging	TMS	I	Test mode select	Test mode selection signal input pin					
(H-UDI)	TDI	Ι	Test data input	Serial input pin for instructions and data					
	TDO	0	Test data output	Serial output pin for instructions and data					
	TRST	I	Test reset	Initialization signal input pin					
Emulator	ASEMD	Ι	ASE mode	Pin to set ASE mode					
interface				A low-level input on this pin enables ASE mode, and a high-level input enables normal mode. The emulator- specific functions are available in ASE mode.					
Test mode	TESTMD	Ι	Test mode	Pin to set test mode.					
				A low-level input on this pin enables test mode. Fix this input pin high.					
Note: *	Magic Packet [™] is a registered trademark of Advanced Micro Devices, Inc.								

Pin Number	Function Name	I/O Attribute	
A1	PA17/A17	IO/O	
A2	A00	0	
A3	PB04/CE2A/IRQ2/DACK1	IO/O/I/O	
A4	PB00/WAIT/SDA	I/I/IO	
A5	PB06/CS4	I/O	
A6	WE1/DQMLU/WE	0/0/0	
A7	D09	IO	
A8	D12	IO	
A9	D15	10	
A10	D05	IO	
A11	D02	IO	
A12	A16	0	
A13	A13	0	
A14	A10	0	
A15	A07	0	
A16	A04	0	
A17	A01	0	
A18	RAS	I	
A19	CAS	0	
A20	VssQ	Power	
B1	PA19/A19	IO/O	
B2	PA18/A18	IO/O	
B3	PB05/CS5/CE1A/IRQ3/TEND1	IO/O/0/I/O	
B4	PB02/CE2B/IRQ0	I/O/I	
B5	RD	0	
B6	PB07/BS	IO/O	
B7	D08	IO	
B8	D10	IO	
B9	D14	IO	
B10	D06	10	
B11	D03	IO	

 Table 1.4
 List of I/O Attributes of Each Pin

RENESAS

Pin Number	Function Name	I/O Attribute
B12	D00	10
B13	A14	0
B14	A11	0
B15	A08	0
B16	A05	0
B17	A02	0
B18	CS3	0
B19	V _{ss} Q	Power
B20	CKE	0
C1	PA22/A22	IO/O
C2	PA21/A21	IO/O
C3	PA20/A20	IO/O
C4	PB03/CS6/CE1B/IRQ1/DREQ1	I/O/O/I/I
C5	PB01/IOIS16/SCL	I/I/IO
C6	CSO	0
C7	WE0/DQMLL	0/0
C8	D11	10
C9	D13	10
C10	D07	10
C11	D04	10
C12	D01	10
C13	A15	0
C14	A12	0
C15	A09	0
C16	A06	0
C17	A03	0
C18	V _{ss} Q	Power
C19	RDWR	0
C20	СКІО	10
D1	HIFMD/PA25/A25	I/IO/o
D2	PA24/A24	IO/O
D3	PA23/A23	IO/O

Pin Number	Function Name	I/O Attribute		
D4	V _{ss} Q_14	Power		
D5	V _{ss} _07	Power		
D6	V _{cc} Q_14	Power		
D7	V _{cc} _07	Power		
D8	V _{ss} Q_13	Power		
D9	V _{cc} Q_13	Power		
D10	V _{cc} Q_12	Power		
D11	V _{ss} Q	Power		
D12	V _{ss} Q_12	Power		
D13	V _{cc} _06	Power		
D14	V _{ss} _06	Power		
D15	V _{cc} Q_11	Power		
D16	V _{ss} sQ_11	Power		
D17	V _{ss} Q_10	Power		
D18	WE3/DQMUU/ICIOWR	0/0/0		
D19	WE2/DQMUL/ICIORD	0/0/0		
D20	D25	10		
E1	PC18/LNKSTA	10/0		
E2	PC19/EXOUT	10/0		
E3	PC20/WOL	IO/O		
E4	V _{ss} Q_00	Power		
E17	V _{ss} Q_09	Power		
E18	D24	10		
E19	D26	10		
E20	D28	10		
F1	PC13/TX_CLK	IO/I		
F2	PC16/MDIO	IO/IO		
F3	PC17/MDC	IO/I		
F4	V _{cc} Q_00	Power		
F17	V _{cc} Q_10	Power		
F18	D27	10		
F19	D29	10		



Pin Number	Function Name	I/O Attribute
F20	D30	10
G1	PC07/MII_TXD3 IO/O	
G2	PC11/TX_ER	10/0
G3	PC12/TX_EN	10/0
G4	V _{ss} _00	Power
G16	V _{cc} Q_09	Power
G17	D31	10
G18	D23	10
G19	D22	10
H1	PC04/MII_TXD0	IO/O
H2	PC05/MILL_TXD1	IO/O
H3	PC06/MII_TXD2	10/0
H4	V _{cc} _00	Power
H17	V _{cc} Q_08	Power
H18	V _{cc} Q_07	Power
H19	D21	10
H20	D20	10
J1	PC10/RX_CLK	IO/I
J2	PC14/COL	IO/I
J3	PC15/CRS	IO/I
J4	V _{ss} Q_01	Power
J17	V _{ss} Q_08	Power
J18	V _{ss} Q_07	Power
J19	D19	10
J20	D18	10
K1	PC03/MII_RXD3	IO/I
K2	PC08/RX_DV	IO/I
К3	PC09/RX_ER	IO/I
K4	V _{cc} Q_01	Power
K17	V _{cc} _05	Power
K18	V _{ss} Q	Power
K19	D17	10

Pin Number	Function Name	I/O Attribute		
K20	D16	10		
L1	PC00/MII_RXD0	I/I		
L2	PC01/MII_RXD1	IO/I		
L3	PC02/MII_RXD2	IO/I		
L4	V _{cc} Q_02	Power		
L17	V _{ss} _05	Power		
L18	PF05/ST0_D5/RTS0	IO/IO/IO		
L19	PF06/ST0_D6/SSIDATA0	IO/IO/IO		
L20	PF07/ST0_D7/SSIWS0	IO/IO/IO		
M1	TESTMD			
M2	ASEMD	I		
M3	PD07/IRQ7/SDCLK	IO/I/O		
M4	V _{ss} Q	Power		
M17	V _{ss} Q	Power		
M18	PF02/ST0_D2/RxD0	IO/IO/I		
M19	PF03/ST0_D3/SCK0	IO/IO/IO		
M20	PF04/ST0_D4/CTS0	IO/IO/IO		
N1	PD04/IRQ4/SDWP	I/I/I		
N2	PD05/IRQ5/SDCD	1/1/1		
N3	PD06/IRQ6/SDCMD	IO/I/IO		
N4	V _{ss} Q_02	Power		
N17	V _{cc} Q_06	Power		
N18	PF01/ST0_D1/TxD0	10/10/0		
N19	PF10/ST0_SYC/DACK0	10/0/0		
N20	PF00/ST0_D0	IO/IO		
P1	PD01/IRQ1/SDDAT1	IO/I/I		
P2	PD02/IRQ2/SDDAT2	IO/I/IO		
P3	PD03/IRQ3/SDDAT3	IO/I/IO		
P4	V _{cc} _01	Power		
P17	V _{ss} Q_06	Power		
P18	PF11/ST0_PWM/TEND0	10/0/0		
P19	PF08/ST0_REQ	IO/IO		

RENESAS

Pin Number	Function Name	I/O Attribute		
P20	PF09_ST0_VLD/DREQ0	IO/IO/I		
R1	PG14/HIFD14 IO/IO			
R2	PG15/HIFD15	10/10		
R3	PD00/IRQ0/SDDAT0	IO/I/IO		
R4	V _{cc} _02	Power		
R17	V _{cc} _04	Power		
R18	WDTOVF	0		
R19	ST0_CLKIN/SSISCK0	I/IO		
R20	ST0_VCO_CLKIN			
T1	PG11/HIFD11	IO/IO		
T2	PG12/HIFD12	IO/IO		
ТЗ	PG13/HIFD13	10/10		
T4	V _{ss} _01	Power		
T17	V _{ss} _04	Power		
T18	V _{ss} Q	Power		
T19	MD_BW	1		
T20	ASEBRK/ASEBRKAK	I/O		
U1	PG09/HIFD09	IO/IO		
U2	PG10/HIFD10	IO/IO		
U3	V _{ss} Q	Power		
U4	V _{ss} _02	Power		
U5	V _{ss} Q_03	Power		
U6	V _{cc} Q_03	Power		
U7	V _{ss} Q	Power		
U8	DG12	Power		
U9	DV12	Power		
U10	UV12	Power		
U11	AV12	Power		
U12	V _{cc} _03	Power		
U13	V _{ss} _03	Power		
U14	V _{cc} Q_04	Power		
U15	V _{cc} Q_05	Power		

Pin Number	Function Name	I/O Attribute		
U16	V _{ss} Q_04	Power		
U17	V _{ss} Q_05 Power			
U18	MD_CK1			
U19	NMI			
U20	V _{cc} (PLL)	Power		
V1	PG07/HIFD07	IO/IO		
V2	V _{ss} Q	Power		
V3	PG04/HIFD04	IO/IO		
V4	PG01/HIFD01	IO/IO		
V5	PG22/HIFRS	IO/I		
V6	PG17/HIFRDY	10/0		
V7	V _{ss} Q	Power		
V8	V _{ss} Q	Power		
V9	V _{ss} Q	Power		
V10	UG12	Power		
V11	AG12	Power		
V12	PE07/ST1_D7/SSIWS1	10/10/10		
V13	PE06/ST1_D6/SSIDATA1	10/10/10		
V14	PE01/ST1_D1/TxD1	IO/IO/O		
V15	PE03/ST1_D3/SCK1	10/0/10		
V16	ST1_VCO_CLKIN/AUDIO_CLK	1/1		
V17	ТСК			
V18	TDI			
V19	MD_CK0			
V20	EXTAL			
W1	V _{ss} Q	Power		
W2	PG06/HIFD06	10/10		
W3	PG03/HIFD03	10/10		
W4	PG00/HIFD00	10/10		
W5	PG21/HIFWR	IO/I		
W6	PG18/HIFDREQ	10/0		
W7	PG16/HIFEBL	IO/I		

REJ09B0437-0100

Pin Number	Function Name	I/O Attribute
W8	DG33	Power
W9	VBUS	I
W10	AG33 Power	
W11	V _{ss} Q	Power
W12	USB_X1	I
W13	PE05/ST1_D5/RTS1	10/10/10
W14	PE02/ST1_D2/RxD1	IO/IO/I
W15	PE10/ST1_SYC/CTS2	IO/IO/IO
W16	PE11/ST1_PWM/RTS2	10/0/10
W17	ST1_CLKIN/SSISCK1	I/IO
W18	RES	
W19	TDO	0
W20	XTAL	0
Y1	PG08/HIFD08	IO/IO
Y2	PG05/HIFD05	10/10
Y3	PG02/HIFD02	IO/IO
Y4	PG23/HIFCS	1/1
Y5	PG20/HIFRD	IO/I
Y6	PG19/HIFINT	10/0
Y7	DV33	Power
Y8	DM	10
Y9	DP	10
Y10	AV33	Power
Y11	REFRIN	1
Y12	USB_X2	0
Y13	PE04/ST1_D4/CTS1	10/10/10
Y14	PE09/ST1_VLD/SCK2	10/10/10
Y15	PE00/ST1_D0/RxD2	IO/IO/I
Y16	PE08/ST1_REQ/TxD2	10/10/0
Y17	ST_CLKOUT	0
Y18	TRST	1
Y19	TMS	1
Y20	V _{ss} (PLL)	Power

Section 2 CPU

2.1 Register Configuration

The register set consists of sixteen 32-bit general registers, four 32-bit control registers, and four 32-bit system registers.

2.1.1 General Registers

Figure 2.1 shows the general registers.

The sixteen 32-bit general registers are numbered R0 to R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and restoring the status register (SR) and program counter (PC) in exception handling is accomplished by referencing the stack using R15.

R0 ^{*1}	7
R1	1
R2	1
R3	7
R4	7
R5	7
R6	7
R7	7
R8	1
R9]
R10]
R11]
R12	7
R13	7
R14]
R15, SP (hardware stack pointer)*2	

addressing mode. In some instructions, R0 functions as a fixed source register or destination register. 2. R15 functions as a hardware stack pointer (SP) during exception processing.

RIS functions as a nardware stack pointer (SP) during exception processing.

Figure 2.1 General Registers



2.1.2 Control Registers

The control registers consist of four 32-bit registers: the status register (SR), the global base register (GBR), the vector base register (VBR), and the jump table base register (TBR).

The status register indicates instruction processing states.

The global base register functions as a base address for the GBR indirect addressing mode to transfer data to the registers of on-chip peripheral modules.

The vector base register functions as the base address of the exception handling vector area (including interrupts).

The jump table base register functions as the base address of the function table area.



Figure 2.2 Control Registers

(1) Status Register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	BO	CS	-	-	-	М	Q		I[3	:0]		-	-	S	Т
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0	-	-
R/W:	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14	BO	0	R/W	BO Bit
				Indicates that a register bank has overflowed.
13	CS	0	R/W	CS Bit
				Indicates that, in CLIP instruction execution, the value has exceeded the saturation upper-limit value or fallen below the saturation lower-limit value.
12 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	М	_	R/W	M Bit
8	Q	_	R/W	Q Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	I[3:0]	1111	R/W	Interrupt Mask Level
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	S	_	R/W	S Bit
				Specifies a saturation operation for a MAC instruction.
0	Т	_	R/W	T Bit
				True/false condition or carry/borrow bit

(2) Global Base Register (GBR)

GBR is referenced as the base address in a GBR-referencing MOV instruction.

(3) Vector Base Register (VBR)

VBR is referenced as the branch destination base address in the event of an exception or an interrupt.

RENESAS

(4) Jump Table Base Register (TBR)

TBR is referenced as the start address of a function table located in memory in a JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.

2.1.3 System Registers

The system registers consist of four 32-bit registers: the high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC). MACH and MACL store the results of multiply or multiply and accumulate operations. PR stores the return address from a subroutine procedure. PC indicates the program address being executed and controls the flow of the processing.



Figure 2.3 System Registers

(1) Multiply and Accumulate Register High (MACH) and Multiply and Accumulate Register Low (MACL)

MACH and MACL are used as the addition value in a MAC instruction, and store the result of a MAC or MUL instruction.

(2) Procedure Register (PR)

PR stores the return address of a subroutine call using a BSR, BSRF, or JSR instruction, and is referenced by a subroutine return instruction (RTS).

(3) Program Counter (PC)

PC indicates the address of the instruction being executed.

2.1.4 Register Banks

For the nineteen 32-bit registers comprising general registers R0 to R14, control register GBR, and system registers MACH, MACL, and PR, high-speed register saving and restoration can be carried out using a register bank. The register contents are automatically saved in the bank after the CPU accepts an interrupt that uses a register bank. Restoration from the bank is executed by issuing a RESBANK instruction in an interrupt processing routine.

This LSI has 15 banks. For details, see the SH-2A, SH2A-FPU Software Manual and section 6.8, Register Banks.

2.1.5 Initial Values of Registers

Table 2.1 lists the values of the registers after a reset.

Classification	Register	Initial Value
General registers	R0 to R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address table
Control registers	SR	Bits I[3:0] are 1111 (H'F), BO and CS are 0, reserved bits are 0, and other bits are undefined
	GBR, TBR	Undefined
	VBR	H'0000000
System registers	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector address table

Table 2.1Initial Values of Registers



2.2 Data Formats

2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.

31 C	
Longword	
	•



2.2.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in 8-bit bytes, 16-bit words, or 32-bit longwords. A memory operand of fewer than 32 bits is stored in a register in sign-extended or zero-extended form.

A word operand should be accessed at a word boundary (an even address of multiple of two bytes: address 2n), and a longword operand at a longword boundary (an even address of multiple of four bytes: address 4n). Otherwise, an address error will occur. A byte operand can be accessed at any address.

Only big-endian byte order can be selected for the data format.

Data formats in memory are shown in figure 2.5.



Figure 2.5 Data Formats in Memory



2.2.3 Immediate Data Format

Byte (8-bit) immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

20-bit immediate data is located in the code of a MOVI20 or MOVI20S 32-bit transfer instruction. The MOVI20 instruction stores immediate data in the destination register in sign-extended form. The MOVI20S instruction shifts immediate data by eight bits in the upper direction, and stores it in the destination register in sign-extended form.

Word or longword immediate data is not located in the instruction code, but rather is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

See examples given in section 2.3.1 (10), Immediate Data.



2.3 Instruction Features

2.3.1 RISC-Type Instruction Set

Instructions are RISC type. This section details their functions.

(1) 16-Bit Fixed-Length Instructions

Basic instructions have a fixed length of 16 bits, improving program code efficiency.

(2) 32-Bit Fixed-Length Instructions

The SH-2A additionally features 32-bit fixed-length instructions, improving performance and ease of use.

(3) One Instruction per State

Each basic instruction can be executed in one cycle using the pipeline system.

(4) Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data in memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It is also handled as longword data.

Table 2.2	Sign Extension	n of Word Data
-----------	----------------	----------------

SH2-A CPU	J	Description	Example	e of Other CPU
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next		
		operated upon by an ADD		
.DATA.W	Н'1234	instruction.		

Note: @(disp, PC) accesses the immediate data.

(5) Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

(6)**Delayed Branch Instructions**

With the exception of some instructions, unconditional branch instructions, etc., are executed as delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction immediately following the delayed branch instruction. This reduces disturbance of the pipeline control when a branch is taken.

In a delayed branch, the actual branch operation occurs after execution of the slot instruction. However, instruction execution such as register updating excluding the actual branch operation, is performed in the order of delayed branch instruction \rightarrow delay slot instruction. For example, even though the contents of the register holding the branch destination address are changed in the delay slot, the branch destination address remains as the register contents prior to the change.

Table 2.3	Delayed	Branch	Instructions
-----------	---------	--------	--------------

SH-2A CF	บ	Description	Example	of Other CPU
BRA	TRGET	Executes the ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

(7)**Unconditional Branch Instructions with No Delay Slot**

The SH-2A additionally features unconditional branch instructions in which a delay slot instruction is not executed. This eliminates unnecessary NOP instructions, and so reduces the code size.

(8) Multiply/Multiply-and-Accumulate Operations

16-bit \times 16-bit \rightarrow 32-bit multiply operations are executed in one to two cycles. 16-bit \times 16-bit + 64-bit \rightarrow 64-bit multiply-and-accumulate operations are executed in two to three cycles. 32-bit \times 32-bit \rightarrow 64-bit multiply and 32-bit \times 32-bit + 64-bit \rightarrow 64-bit multiply-and-accumulate operations are executed in two to four cycles.

(9) T Bit

The T bit in the status register (SR) changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.



SH-2A CPU		Description Example of Other CPU		e of Other CPU
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$.	CMP.W	R1,R0
BT	TRGET0	The program branches to TRGET0	BGE	TRGET0
BF	TRGET1	when $R0 \ge R1$ and to TRGET1 when $R0 < R1$.	BLT	TRGET1
ADD	#−1,R0	T bit is not changed by ADD.	SUB.W	#1,R0
CMP/EQ	#0,R0	T bit is set when $R0 = 0$.	BEQ	TRGET
BT	TRGET	The program branches if $R0 = 0$.		

Table 2.4 T Bit

(10) Immediate Data

Byte immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

With the SH-2A, 17- to 28-bit immediate data can be located in an instruction code. However, for 21- to 28-bit immediate data, an OR instruction must be executed after the data is transferred to a register.

Classification	SH-2A CPU		Example	e of Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOVI20	#H'1234,R0	MOV.W	#H'1234,R0
20-bit immediate	MOVI20	#H'12345,R0	MOV.L	#H'12345,R0
28-bit immediate	MOVI20S	#H'12345,R0	MOV.L	#H'1234567,R0
	OR	#H'67,R0		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	Н'12345678		

Table 2.5 Immediate Data Accessing

Note: @(disp, PC) accesses the immediate data.

(11) Absolute Address

When data is accessed by an absolute address, the absolute address value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in register indirect addressing mode.

With the SH-2A, when data is referenced using an absolute address not exceeding 28 bits, it is also possible to transfer immediate data located in the instruction code to a register and to reference the data in register indirect addressing mode. However, when referencing data using an absolute address of 21 to 28 bits, an OR instruction must be used after the data is transferred to a register.

Classification	SH-2A CPU	J	Example of Other CPU	
Up to 20 bits	MOVI20	#H'12345,R1	MOV.B	@H'12345,R0
	MOV.B	@R1,R0		
21 to 28 bits	MOVI20S	#H'12345,R1	MOV.B	@H'1234567,R0
	OR	#H'67,R1		
	MOV.B	@R1,R0		
29 bits or more	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0
	MOV.B	@R1,R0		
	.DATA.L	Н'12345678		

Table 2.6	Absolute	Address	Accessing

(12) 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the displacement value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indexed indirect register addressing mode.

Table 2.7	Displacement Acc	essing
-----------	------------------	--------

Classification	SH-2A CPU		Example of Other CPU	
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
	.DATA.W	Н'1234		

RENESAS

2.3.2 Addressing Modes

Addressing modes and effective address calculation are as follows:

Table 2.8 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register direct	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	—
Register indirect	@Rn	The effective address is the contents of register Rn.	Rn
Register indirect with post- increment	@Rn+	The effective address is the contents of register Rn. A constant is added to the contents of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a longword operation. Rn Rn Rn Rn Rn 1/2/4	Rn (After instruction execution) Byte: Rn + 1 \rightarrow Rn Word: Rn + 2 \rightarrow Rn Longword: Rn + 4 \rightarrow Rn
Register indirect with pre- decrement	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, and 4 for a longword operation. $Rn \longrightarrow Rn - 1/2/4 \longrightarrow Rn - 1/2/4$ 1/2/4	Byte: $Rn - 1 \rightarrow Rn$ Word: $Rn - 2 \rightarrow Rn$ Longword: $Rn - 4 \rightarrow Rn$ (Instruction is executed with Rn after this calculation)

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register indirect with displacement	@(disp:4, Rn)	The effective address is the sum of Rn and a 4-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. \boxed{Rn} \boxed{disp} $\boxed{(zero-extended)}$ $\boxed{Rn + disp \times 1/2/4}$	Byte: Rn + disp Word: Rn + disp × 2 Longword: Rn + disp × 4
Register indirect with displacement	@(disp:12, Rn)	The effective address is the sum of Rn and a 12- bit displacement (disp). The value of disp is zero- extended.	Byte: Rn + disp Word: Rn + disp Longword: Rn + disp
Indexed register indirect	@(R0,Rn)	The effective address is the sum of Rn and R0.	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	The effective address is the sum of GBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. $\begin{array}{c} GBR\\ \hline\\ (zero-extended)\\ \hline\\ 1/2/4\end{array}$	Byte: GBR + disp Word: GBR + disp × 2 Longword: GBR + disp × 4





RENESAS

Instruction Format	Effective Address Calculation	Equation
disp:8	The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 8-bit displacement (disp).	$PC + disp \times 2$
	$\begin{array}{c} PC \\ \hline disp \\ (sign-extended) \\ \hline 2 \end{array} \end{array} + \begin{array}{c} PC + disp \times 2 \\ \hline \end{array}$	
disp:12	The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 12-bit displacement (disp).	$PC + disp \times 2$
	PC disp (sign-extended) 2	
Rn	The effective address is the sum of PC value and	PC + Rn
	$\begin{array}{c} PC \\ + \end{array} \\ \hline Rn \end{array} \\ \hline Rn \end{array}$	
	Instruction Format disp:8 disp:12	Instruction FormatEffective Address Calculationdisp:8The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 8-bit displacement (disp).PC disp (sign-extended)PC + disp × 222disp:12The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 12-bit displacement (disp).PC (sign-extended)PC + disp × 222disp:12The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 12-bit displacement (disp).PC (sign-extended)PC + disp × 222RnThe effective address is the sum of PC value and Rn.PC (sign-extended)PC + disp × 222



Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Immediate	#imm:20	The 20-bit immediate data (imm) for the MOVI20 instruction is sign-extended.	_
		31 19 0 Sign- extended imm (20 bits)	
		The 20-bit immediate data (imm) for the MOVI20S instruction is shifted by eight bits to the left, the upper bits are sign-extended, and the lower bits are padded with zero.	_
		31 27 8 0 imm (20 bits) 0000000 Sign-extended	
	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended.	—
	#imm:8	The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled.	—
	#imm:3	The 3-bit immediate data (imm) for the BAND, BOR, BXOR, BST, BLD, BSET, and BCLR instructions indicates the target bit location.	_

2.3.3 **Instruction Format**

The instruction formats and the meaning of source and destination operands are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

- xxxx: Instruction code •
- mmmm: Source register •
- nnnn: Destination register ٠
- iiii: Immediate data •
- dddd: Displacement •

Table 2.9 **Instruction Formats**

Instruction Formats	Source Operand	Destination Operand	Example	
0 format	_	_	NOP	
15 0 				
n format	—	nnnn: Register direct	MOVT	Rn
XXXX nnnn XXXX XXXX	Control register or system register	nnnn: Register direct	STS	MACH,Rn
	R0 (Register direct)	nnnn: Register direct	DIVU	R0,Rn
	Control register or system register	nnnn: Register indirect with pre- decrement	STC.L	SR,@-Rn
	mmmm: Register direct	R15 (Register indirect with pre- decrement)	MOVMU.	L Rm,@-R15
	R15 (Register indirect with post- increment)	nnnn: Register direct	MOVMU.	L @R15+,Rn
	R0 (Register direct)	nnnn: (Register indirect with post- increment)	MOV.L	R0,@Rn+



Instruction Formats	Source Operand	Destination Operand	Example	
m format	mmmm: Register direct	Control register or system register	LDC	Rm,SR
XXXX mmmm XXXX XXXX	mmmm: Register indirect with post- increment	Control register or system register	LDC.L	@Rm+,SR
	mmmm: Register indirect	—	JMP	@Rm
	mmmm: Register indirect with pre- decrement	R0 (Register direct)	MOV.L	@-Rm,R0
	mmmm: PC relative using Rm	_	BRAF	Rm
nm format	mmmm: Register direct	nnnn: Register direct	ADD	Rm,Rn
xxxx nnnn mmmm xxxx	mmmm: Register direct	nnnn: Register indirect	MOV.L	Rm,@Rn
	mmmm: Register indirect with post- increment (multiply- and-accumulate)	MACH, MACL	MAC.W	@Rm+,@Rn+
	nnnn*: Register indirect with post- increment (multiply- and-accumulate)			
	mmmm: Register indirect with post- increment	nnnn: Register direct	MOV.L	@Rm+,Rn
	mmmm: Register direct	nnnn: Register indirect with pre- decrement	MOV.L	Rm,@−Rn
	mmmm: Register direct	nnnn: Indexed register indirect	MOV.L Rm,@(R0,Rn)	
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: Register indirect with displacement	R0 (Register direct)	MOV.B @(disp	o,Rm),R0
Instruction Formats	Source Operand	Destination Operand	Example)
--	---	---	------------------	-----------
nd4 format 15 0 xxxxx xxxx nnnn dddd	R0 (Register direct)	nnnndddd: Register indirect with displacement	MOV.B R0,@(d:	sp,Rn)
nmd format 15 0 xxxx nnnn mmmm dddd	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(d	lsp,Rn)
	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp)	.Rm),Rn
nmd12 format 32 16 xxxx nnnn mmmm xxxx	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(d	isp12,Rn)
15 0 xxxx dddd dddd dddd	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp1	L2,Rm),Rn
d format 15 0 xxxx xxxx dddd dddd	ddddddd: GBR indirect with displacement	R0 (Register direct)	MOV.L @(disp)	GBR),R0
	R0 (Register direct)	ddddddd: GBR indirect with displacement	MOV.L R0,@(di	lsp,GBR)
	dddddddd: PC relative with displacement	R0 (Register direct)	MOVA @(disp)	PC),R0
	ddddddd: TBR duplicate indirect with displacement	_	JSR/N @@(disp	98,TBR)
	ddddddd: PC relative	_	BF	label
d12 format	dddddddddd: PC	_	BRA	label
15 0 xxxx dddd dddd dddd	relative		(label PC)	= disp +
nd8 format 15 0 xxxx nnnn dddd dddd	ddddddd: PC relative with displacement	nnnn: Register direct	MOV.L @(disp)	PC),Rn



i format i format i format i iiiiiiii: Immediate i iiiiiiii: Immediate i iiiiiii: Immediate i iiiiiii: Immediate i iiiiiii: Immediate nnnn: Register direct i iii: Immediate nnnn: Register direct ADD # imm, Rn i iii: Immediate nnnn: Register direct ADD # imm, Rn i iii: Immediate nnnn: Register direct — BLD # imm3, Rn iii: Immediate nnnn: Register direct BST # imm3, Rn iii: Immediate nnnn: Register direct BST # imm3, Rn iii: Immediate nnnn: Register direct MOVI20 sxxxx nnnn iiii xxxx nnnn iiii xxxx nnnn iiii xxxx nnnn x iii xxxx nnn x iii xxxx nn x x iii xxxx nn x x iii xxxx nn x x x x x x x x x x x x x x x x x x	Instruction Formats	Source Operand	Destination Operand	Example	•
15 0 indirect #imm, @ (R0, GER) iiiiiiiii iiiii iiiiiiiiii Immediate R0 (Register direct) AND #imm, R0 ni format iiiiiiiiii Immediate - TRAPA #imm, R0 15 0 iiiiiiiiii Immediate nnnn: Register direct ADD #imm, Rn 15 0 nnnn iiii iiii Immediate - BLD #imm3, Rn 15 0 iiii Immediate - nnnn: Register direct BST #imm3, Rn 15 0 iiii Immediate - nnnn: Register direct MOVI20 18 iiiii iiiii iiiii iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	i format	iiiiiiii: Immediate	Indexed GBR	AND.B	
xxxx xxxx iiii iiii iiiiiiiii Immediate R0 (Register direct) AND # imm, R0 ni format iiiiiiiii Immediate - TRAPA # imm 15 0 iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	150		indirect	#imm,@	(R0,GBR)
iiiiiii: Immediate — TRAPA # imm ni format iiiiiiii: Immediate nnnn: Register direct ADD # imm, Rn 15 0 iii: Immediate nnnn: Register direct — BLD # imm3, Rn 15 0 iii: Immediate	xxxx xxxx iiii iiii	iiiiiiii: Immediate	R0 (Register direct)	AND	#imm,R0
ni format iiiiiiii: Immediate nnnn: Register direct ADD #imm, Rn 15		iiiiiiii: Immediate	_	TRAPA	#imm
15 0 xxxx nnnn 15 0 15 0 15 0 15 0 16 11 17 11 18 11 19 11 10 11 10 11 11 11 120 format 13 11 14 12 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 16 11 17 12 18 11 19 12 19 12 10 12 12 12	ni format	iiiiiiii: Immediate	nnnn: Register direct	ADD	#imm,Rn
ni3 format nnnn: Register direct — BLD #imm3, Rn 15 0 xxxx xxx nnnn x iii 15 0 120 format 15 0 15	15 0 xxxx nnnn iiii iiii				
15 0 iii: Immediate xxxx xxxx nnnn x iii - nnnn: Register direct BST #imm3, Rn ni20 format iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	ni3 format	nnnn: Register direct	—	BLD	#imm3,Rn
xxxx xxxx nnnn x iii - nnnn: Register direct BST #imm3, Rn ni20 format iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	15 0	iii: Immediate			
iii: Immediate ni20 format 32	xxxx xxxx nnnn x iii	—	nnnn: Register direct	BST	#imm3,Rn
ni20 format 3216 150 1516 1516 1516 1516 1516 1516 1516 1516 1516 1516 1516 1517 1611 1711 1811 1911 1911 1911 10			iii: Immediate		
ni20 format 32 16 xxxx nnnn iiii xxxx 15 0 iiiii iiii iiii iiii nid format 32 16 nnnnddddddddddddddddddddddddddddddddd					
32 16 Immediate #imm20, Rn 15 0 0 0 0 11 11 11 11 11 0 12 16 nnnnddddddddddddddd BLD.B 32 16 Register indirect with displacement #imm3,@(disp12,Rn 15 0 0 0 0 15 0 0 0 0 15 0 0 0 0 15 0 0 0 0 15 0 0 0 0 15 0 0 0 0 15 0 0 0 0 16 Immediate 0 0 0 10 10 0 0 0 0 10 10 0 0 0 0 12 0 0 0 0 0 15 0 0 0 0 0 0 17 0 0 0 0 <td>ni20 format</td> <td></td> <td>nnnn: Register direct</td> <td>MOVI20</td> <td></td>	ni20 format		nnnn: Register direct	MOVI20	
15 0 11 11 11 11 11 11 11 11 12 16 32 16 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 15 0 16 Immediate 17 P 18 Register indirect with displacement 19 Immediate 10 Immediate 11 Immediate 12 Immediate 13 Immediate 14 Immediate 15 Immediate 16 Immediate	3216	Immediate		#imm20,	Rn
15 0 nid format nnnnddddddddddddd: — BLD.B 32 16 Register indirect with displacement #imm3,@(disp12,Rn) 15 0	xxxx nnnn iiii xxxx				
iiii iiii iiii iiii nnnndddddddddddd: — BLD.B 32 16 Register indirect with displacement #imm3,@(disp12,Rn) 15 0 iii: Immediate) 15 0 — nnnndddddddddddddddddddddddddddddddd	150				
nid format nnnndddddddddddd: — BLD.B 32 16 XXXX nnnn xiii XXXX 15 0 XXXX dddd dddd ddd - nnnndddddddddddddddddd	iiii iiii iiii iiii				
32 16 Register indirect with displacement #imm3,@(disp12,Rn) 15 0 iii: Immediate) 15 0 mnnnddddddddddddddddddddddddddddddddd	nid format	nnnndddddddddd:	_	BLD.B	
xxxx nnnn xiii xxxx displacement) 15 0 iii: Immediate - nnnnddddddddddddd: BST.B Register indirect with #imm3,@(displ2,Rn displacement) iii: Immediate)	3216	Register indirect with		#imm3,@	disp12,Rn
15 0 11: Immediate xxxx dddd dddd dddd nnnddddddddddd: BST.B Register indirect with #imm3,@(disp12,Rn displacement) iii: Immediate	xxxx nnnn xiii xxxx	displacement)	
xxxx dddd dddd dddd BST.B Register indirect with #imm3,@(disp12,Rn displacement) iii: Immediate iii: Immediate	1 <u>50</u>	iii: Immediate			
Register indirect with #imm3,@(disp12,Rn displacement) iii: Immediate	xxxx dddd dddd dddd	—	nnnndddddddddd:	BST.B	
iii: Immediate			displacement	#imm3,@)	disp12,Rn
			iii: Immediate		

Note: * In multiply-and-accumulate instructions, nnnn is the source register.

2.4 Instruction Set

2.4.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

Table 2.10 Classification of Instructions

Classification	Types	Operation Code	Function	No. of Instructions
Data transfer	13	MOV	Data transfer	62
			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
			Reverse stack transfer	
		MOVA	Effective address transfer	_
		MOVI20	20-bit immediate data transfer	-
		MOVI20S	20-bit immediate data transfer	-
			8-bit left-shit	
		MOVML	R0-Rn register save/restore	_
		MOVMU	Rn-R14 and PR register save/restore	-
		MOVRT	T bit inversion and transfer to Rn	-
		MOVT	T bit transfer	-
		MOVU	Unsigned data transfer	_
		NOTT	T bit inversion	-
		PREF	Prefetch to operand cache	-
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of the middle of registers connected	-



Classification	Types	Operation Code	Function	No. of Instructions
Arithmetic	26	ADD	Binary addition	40
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow check	
		CMP/cond	Comparison	
		CLIPS	Signed saturation value comparison	
		CLIPU	Unsigned saturation value comparison	
		DIVS	Signed division (32 ÷ 32)	
		DIVU	Unsigned division (32 ÷ 32)	_
		DIV1	One-step division	_
		DIV0S	Initialization of signed one-step division	
		DIV0U	Initialization of unsigned one-step division	_
		DMULS	Signed double-precision multiplication	_
		DMULU	Unsigned double-precision multiplication	
		DT	Decrement and test	_
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate, double-precision multiply-and-accumulate operation	_
		MUL	Double-precision multiply operation	_
		MULR	Signed multiplication with result storage in Rn	_
		MULS	Signed multiplication	_
		MULU	Unsigned multiplication	_
		NEG	Negation	_
		NEGC	Negation with borrow	_
		SUB	Binary subtraction	_
		SUBC	Binary subtraction with borrow	_
		SUBV	Binary subtraction with underflow	_

Classification	Types	Operation Code	Function	No. of Instructions
Logic	6	AND	Logical AND	14
operations		NOT	Bit inversion	
		OR	Logical OR	
		TAS	Memory test and bit set	
		TST	Logical AND and T bit set	
		XOR	Exclusive OR	
Shift	12	ROTL	One-bit left rotation	16
		ROTR	One-bit right rotation	
		ROTCL	One-bit left rotation with T bit	
		ROTCR	One-bit right rotation with T bit	
		SHAD	Dynamic arithmetic shift	
		SHAL	One-bit arithmetic left shift	
		SHAR	One-bit arithmetic right shift	
		SHLD	Dynamic logical shift	
		SHLL	One-bit logical left shift	
		SHLLn	n-bit logical left shift	
		SHLR	One-bit logical right shift	
		SHLRn	n-bit logical right shift	
Branch	10	BF	Conditional branch, conditional delayed branch (branch when $T = 0$)	15
		BT	Conditional branch, conditional delayed branch (branch when $T = 1$)	
		BRA	Unconditional delayed branch	
		BRAF	Unconditional delayed branch	
		BSR	Delayed branch to subroutine procedure	
		BSRF	Delayed branch to subroutine procedure	-
		JMP	Unconditional delayed branch	
		JSR	Branch to subroutine procedure	
			Delayed branch to subroutine procedure	
		RTS	Return from subroutine procedure	-
			Delayed return from subroutine procedure	_
		RTV/N	Return from subroutine procedure with $\text{Rm} \rightarrow \text{R0}$ transfer	



Classification	Types	Operation Code	Function	No. of Instructions
System	14	CLRT	T bit clear	36
control		CLRMAC	MAC register clear	_
		LDBANK	Register restoration from specified register bank entry	-
		LDC	Load to control register	_
		LDS	Load to system register	_
		NOP	No operation	
		RESBANK	Register restoration from register bank	_
		RTE	Return from exception handling	
		SETT	T bit set	_
		SLEEP	Transition to power-down mode	_
		STBANK	Register save to specified register bank entry	
		STC	Store control register data	_
		STS	Store system register data	
		TRAPA	Trap exception handling	_
Floating-point	19	FABS	Floating-point absolute value	48
instructions		FADD	Floating-point addition	
		FCMP	Floating-point comparison	_
		FCNVDS	Conversion from double-precision to single- precision	_
		FCNVSD	Conversion from single-precision to double - precision	_
		FDIV	Floating-point division	_
		FLDI0	Floating-point load immediate 0	
		FLDI1	Floating-point load immediate 1	
		FLDS	Floating-point load into system register FPUL	
		FLOAT	Conversion from integer to floating-point	
		FMAC	Floating-point multiply and accumulate operation	_
		FMOV	Floating-point data transfer	_
		FMUL	Floating-point multiplication	_
		FNEG	Floating-point sign inversion	_

Classification	Types	Operation Code	Function	No. of Instructions
Floating-point	19	FSCHG	SZ bit inversion	48
instructions		FSQRT	Floating-point square root	-
		FSTS	Floating-point store from system register FPUL	-
		FSUB	Floating-point subtraction	-
		FTRC	Floating-point conversion with rounding to integer	-
FPU-related	2	LDS	Load into floating-point system register	8
CPU instructions		STS	Store from floating-point system register	-
Bit	10	BAND	Bit AND	14
manipulation		BCLR	Bit clear	-
		BLD	Bit load	-
		BOR	Bit OR	-
		BSET	Bit set	-
		BST	Bit store	-
		BXOR	Bit exclusive OR	-
		BANDNOT	Bit NOT AND	-
		BORNOT	Bit NOT OR	-
		BLDNOT	Bit NOT load	_
Total:	112			253



The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

Instruction	Instruction Code	Operation	Execution States	T Bit
Indicated by mnemonic.	Indicated in MSB \leftrightarrow LSB order.	Indicates summary of operation.	Value when no wait states are inserted.*1	Value of T bit after instruction is executed.
[Legend]	[Legend]	[Legend]		Explanation of Symbols
Rm: Source register	mmmm: Source register	\rightarrow , \leftarrow : Transfer direction		—: No change
Rn: Destination register	nnnn: Destination register	(xx): Memory operand		
imm: Immediate data	0000: R0 0001: R1	M/Q/T: Flag bits in SR		
disp: Displacement*2		&: Logical AND of each bit		
	1111: R15	: Logical OR of each bit		
	iiii: Immediate data	A: Exclusive logical OR of		
	dudu. Displacement	each bit		
		~: Logical NOT of each bit		
		< <n: left="" n-bit="" shift<="" td=""><td></td><td></td></n:>		
		>>n: n-bit right shift		

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states will be increased in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- 2. Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer to the SH-2A, SH2A-FPU Software Manual.

2.4.2 Data Transfer Instructions

Table 2.11 Data Transfer Instructions

				Execu-		Co	ompatik	oility
				tion		SH2,		
Instructio	on	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
MOV	#imm,Rn	1110nnnniiiiiiii	imm \rightarrow sign extension \rightarrow Rn	1	—	Yes	Yes	Yes
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	$(disp \times 2 + PC) \rightarrow sign$ extension $\rightarrow Rn$	1	—	Yes	Yes	Yes
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(\text{disp}\times 4+\text{PC})\rightarrow \text{Rn}$	1	_	Yes	Yes	Yes
MOV	Rm,Rn	0110nnnnmmm0011	$Rm\toRn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@Rn	0010nnnnmmm0000	$\text{Rm} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
MOV.W	Rm,@Rn	0010nnnnmmm0001	$\text{Rm} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
MOV.L	Rm,@Rn	0010nnnnmmm0010	$\text{Rm} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
MOV.B	@Rm,Rn	0110nnnnmmm0000	$(\text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{Rn}$	1	_	Yes	Yes	Yes
MOV.W	@Rm,Rn	0110nnnnmmm0001	$(\text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{Rn}$	1	_	Yes	Yes	Yes
MOV.L	@Rm,Rn	0110nnnnmmm0010	$(Rm) \to Rn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@-Rn	0010nnnnmmm0100	$\text{Rn-1} \rightarrow \text{Rn}, \text{Rm} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
MOV.W	Rm,@-Rn	0010nnnnmmm0101	$\text{Rn-2} \rightarrow \text{Rn}, \text{Rm} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
MOV.L	Rm,@-Rn	0010nnnnmmm0110	$Rn\text{-}4\toRn,Rm\to(Rn)$	1	_	Yes	Yes	Yes
MOV.B	@Rm+,Rn	0110nnnnmmm0100	$(\text{Rm}) \rightarrow \text{sign extension} \rightarrow \text{Rn},$ $\text{Rm} + 1 \rightarrow \text{Rm}$	1	_	Yes	Yes	Yes
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$\begin{array}{l} (Rm) \rightarrow sign \ extension \rightarrow Rn, \\ Rm+2 \rightarrow Rm \end{array}$	1	_	Yes	Yes	Yes
MOV.L	@Rm+,Rn	0110nnnnmmm0110	$(Rm) \to Rn, Rm + 4 \to Rm$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$\text{R0} \rightarrow (\text{disp} + \text{Rn})$	1		Yes	Yes	Yes
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$\text{R0} \rightarrow (\text{disp} \times \text{2} + \text{Rn})$	1	—	Yes	Yes	Yes
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times \text{4} + \text{Rn})$	1	_	Yes	Yes	Yes
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$\begin{array}{l} (\text{disp} + \text{Rm}) \rightarrow \text{sign extension} \\ \rightarrow \text{R0} \end{array}$	1	_	Yes	Yes	Yes
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$(disp \times 2 + Rm) \rightarrow$ sign extension $\rightarrow R0$	1	_	Yes	Yes	Yes
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(disp\times 4+Rm)\toRn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	_	Yes	Yes	Yes
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	_	Yes	Yes	Yes



				Execu-		Compatibility		
Instructio	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	_	Yes	Yes	Yes
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	—	Yes	Yes	Yes
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$R0 \rightarrow (disp + GBR)$	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	_	Yes	Yes	Yes
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$\text{R0} \rightarrow (\text{disp} \times \text{4} + \text{GBR})$	1	_	Yes	Yes	Yes
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow sign extension \rightarrow R0	1	—	Yes	Yes	Yes
MOV.W	@(disp,GBR),R0	11000101ddddddd	$(disp \times 2 + GBR) \rightarrow$ sign extension $\rightarrow R0$	1	—	Yes	Yes	Yes
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(\text{disp}\times 4+\text{GBR})\rightarrow\text{R0}$	1	_	Yes	Yes	Yes
MOV.B	R0,@Rn+	0100nnnn10001011	$\text{R0} \rightarrow (\text{Rn}), \text{Rn} + 1 \rightarrow \text{Rn}$	1	_			Yes
MOV.W	R0,@Rn+	0100nnnn10011011	$\text{R0} \rightarrow (\text{Rn}), \text{Rn} + 2 \rightarrow \text{Rn}$	1	_			Yes
MOV.L	R0,@Rn+	0100nnnn10101011	$R0 \rightarrow Rn$), $Rn + 4 \rightarrow Rn$	1	_			Yes
MOV.B	@-Rm,R0	0100mmm11001011	$\text{Rm-1} \rightarrow \text{Rm}, (\text{Rm}) \rightarrow$ sign extension $\rightarrow \text{R0}$	1	_			Yes
MOV.W	@-Rm,R0	0100mmmm11011011	$\text{Rm-2} \rightarrow \text{Rm}, (\text{Rm}) \rightarrow$ sign extension → R0	1	_			Yes
MOV.L	@-Rm,R0	0100mmmm11101011	Rm-4 \rightarrow Rm, (Rm) \rightarrow R0	1	—			Yes
MOV.B	Rm,@(disp12,Rn)	0011nnnnmmm0001	$Rm \to (disp + Rn)$	1	_			Yes
		0000ddddddddddd						
MOV.W	Rm,@(disp12,Rn)	0011nnnnmmm0001	$\text{Rm} \rightarrow (\text{disp} \times 2 + \text{Rn})$	1	_			Yes
		0001ddddddddddd						
MOV.L	Rm,@(disp12,Rn)	0011nnnnmmm0001	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	_			Yes
		0010ddddddddddd						
MOV.B	@(disp12,Rm),Rn	0011nnnnmmm0001	(disp + Rm) \rightarrow	1	—			Yes
		0100ddddddddddd	sign extension \rightarrow Rn					
MOV.W	@(disp12,Rm),Rn	0011nnnnmmm0001	$(disp \times 2 + Rm) \rightarrow$	1				Yes
		0101ddddddddddd	sign extension \rightarrow Rn					

				Execu-		Co	ompatil	oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV.L	@(disp12,Rm),Rn	0011nnnnmmm0001	$(\text{disp}\times 4+\text{Rm})\rightarrow \text{Rn}$	1	_			Yes
		0110ddddddddddd						
MOVA	@(disp,PC),R0	11000111ddddddd	$disp \times 4 + PC \rightarrow R0$	1		Yes	Yes	Yes
MOVI20	#imm20,Rn	0000nnnniiii0000	imm \rightarrow sign extension \rightarrow Rn	1	—			Yes
		iiiiiiiiiiiiiiiiii						
MOVI20S	#imm20,Rn	0000nnnniiii0001	imm << 8 \rightarrow sign extension	1	_			Yes
		iiiiiiiiiiiiiiiiii	$\rightarrow Rn$					
MOVML.L	Rm,@-R15	0100mmm11110001	$R15-4 \rightarrow R15, Rm \rightarrow (R15)$ $R15-4 \rightarrow R15, Rm-1 \rightarrow (R15)$: $R15-4 \rightarrow R15, Rm-1 \rightarrow (R15)$	1 to 16	—			Yes
			Note: When Dr. D15 read					
			Rm as PR					
MOVML.L	@R15+,Rn	0100nnnn11110101	$(R15) \rightarrow R0, R15 + 4 \rightarrow R15$ $(R15) \rightarrow R1, R15 + 4 \rightarrow R15$:	1 to 16	_			Yes
			$(R15) \rightarrow Rn$					
			Note: When Rn = R15, read Rn as PR					
MOVMU.L	Rm,@-R15	0100mmmm11110000	R15-4 \rightarrow R15, PR \rightarrow (R15) R15-4 \rightarrow R15, R14 \rightarrow (R15) :	1 to 16	_			Yes
			R15-4 \rightarrow R15, Rm \rightarrow (R15)					
			Note: When Rm = R15, read Rm as PR					
MOVMU.L	@R15+,Rn	0100nnnn11110100	$\begin{array}{l} (\text{R15}) \rightarrow \text{Rn}, \text{R15} + 4 \rightarrow \text{R15} \\ (\text{R15}) \rightarrow \text{Rn} + 1, \text{R15} + 4 \rightarrow \\ \text{R15} \\ \vdots \end{array}$	1 to 16	_			Yes
			$(R15) \rightarrow R14, R15 + 4 \rightarrow R15$					
			$(R15) \rightarrow PR$					
			Note: When Rn = R15, read Rn as PR					
MOVRT	Rn	0000nnnn00111001	$\sim T \rightarrow Rn$	1	—			Yes
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	_	Yes	Yes	Yes

RENESAS



REJ09B0437-0100

Section	2	CPU
000000	-	0.0

				Execu- tion Cycles T Bit		Execu- Com		ompatik	npatibility	
Instructio	n	Instruction Code	Operation			SH2, SH2E	SH4	SH-2A		
MOVU.B	@(disp12,Rm),Rn	0011nnnnmmm0001 1000ddddddddddd	$\begin{array}{l} (\text{disp + Rm}) \rightarrow \\ \text{zero extension} \rightarrow \text{Rn} \end{array}$	1	—			Yes		
MOVU.W	@(disp12,Rm),Rn	0011nnnnmmm0001 1001ddddddddddd	$\begin{array}{l} (\text{disp} \times 2 + \text{Rm}) \rightarrow \\ \text{zero extension} \rightarrow \text{Rn} \end{array}$	1	_			Yes		
NOTT		000000001101000	$\sim T \rightarrow T$	1	Ope- ration result			Yes		
PREF	@Rn	0000nnnn10000011	(Rn) \rightarrow operand cache	1	_		Yes	Yes		
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow$ swap lower 2 bytes \rightarrow Rn	1	_	Yes	Yes	Yes		
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow swap \ upper \ and \ lower words \rightarrow Rn$	1	_	Yes	Yes	Yes		
XTRCT	Rm,Rn	0010nnnnmmm1101	Middle 32 bits of Rm:Rn \rightarrow Rn	1	_	Yes	Yes	Yes		



2.4.3 Arithmetic Operation Instructions

Table 2.12 Arithmetic Operation Instructions

				Execu-		Co	mpatil	oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ADD	Rm,Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADDC	Rm,Rn	0011nnnnmmm1110	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	1	Carry	Yes	Yes	Yes
ADDV	Rm,Rn	0011nnnnmmm1111	$Rn + Rm \rightarrow Rn, \text{ overflow} \rightarrow T$	1	Over- flow	Yes	Yes	Yes
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/EQ	Rm,Rn	00110000000000000000000000000000000000	When Rn = Rm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/HS	Rm,Rn	00110mmmmm0010	When Rn \ge Rm (unsigned), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/GE	Rm,Rn	0011nnnmmmm0011	When Rn \ge Rm (signed), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/HI	Rm,Rn	0011nnnmmmm0110	When Rn > Rm (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/GT	Rm,Rn	0011nnnmmmm0111	When Rn > Rm (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/PL	Rn	0100nnnn00010101	When Rn > 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/PZ	Rn	0100nnnn00010001	When $Rn \ge 0, 1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/STR	Rm,Rn	0010nnnmmmm1100	When any bytes are equal, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes



				Execu-		Compatik		oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
CLIPS.B	Rn	0100nnnn10010001	$\label{eq:When Rn > (H'0000007F),} (H'0000007F) \rightarrow Rn, 1 \rightarrow CS \\ when Rn < (H'FFFFF80), \\ (H'FFFFFF80) \rightarrow Rn, 1 \rightarrow CS \\ \end{cases}$	1				Yes
CLIPS.W	Rn	0100nnnn10010101	$\label{eq:when Rn > (H'00007FFF),} (H'00007FFF) \rightarrow Rn, 1 \rightarrow CS \\ When Rn < (H'FFFF8000), \\ (H'FFFF8000) \rightarrow Rn, 1 \rightarrow CS \\ \end{tabular}$	1	_			Yes
CLIPU.B	Rn	0100nnnn10000001	When Rn > (H'000000FF), (H'000000FF) \rightarrow Rn, 1 \rightarrow CS	1				Yes
CLIPU.W	Rn	0100nnnn10000101	When Rn > (H'0000FFFF), (H'0000FFFF) \rightarrow Rn, 1 \rightarrow CS	1	_			Yes
DIV1	Rm,Rn	0011nnnmmm0100	1-step division (Rn ÷ Rm)	1	Calcu- lation result	Yes	Yes	Yes
DIV0S	Rm,Rn	001000000000000000000000000000000000000	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M ^ Q \rightarrow T	1	Calcu- lation result	Yes	Yes	Yes
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0	Yes	Yes	Yes
DIVS	R0,Rn	0100nnnn10010100	Signed operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	36	_			Yes
DIVU	R0,Rn	0100nnnn10000100	Unsigned operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	34	_			Yes
DMULS.L	Rm,Rn	0011nnnmmm1101	Signed operation of $Rn \times Rm$ \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2		Yes	Yes	Yes
DMULU.L	Rm,Rn	0011nnnmmm0101	Unsigned operation of Rn \times Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2		Yes	Yes	Yes
DT	Rn	0100nnnn00010000	$Rn - 1 \rightarrow Rn$ When Rn is 0, $1 \rightarrow T$ When Rn is not 0, $0 \rightarrow T$	1	Compa- rison result	Yes	Yes	Yes
EXTS.B	Rm,Rn	0110nnnnmmm1110	Byte in Rm is sign-extended \rightarrow Rn	1		Yes	Yes	Yes
EXTS.W	Rm,Rn	0110nnnnmmm1111	Word in Rm is sign-extended \rightarrow Rn	1	_	Yes	Yes	Yes

				Execu-		Compati		bility	
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A	
EXTU.B	Rm,Rn	0110nnnnmmm1100	Byte in Rm is zero-extended \rightarrow Rn	1	_	Yes	Yes	Yes	
EXTU.W	Rm,Rn	0110nnnnmmm1101	Word in Rm is zero-extended \rightarrow Rn	1	—	Yes	Yes	Yes	
MAC.L	@Rm+,@Rn+	000000000000000000000000000000000000000	Signed operation of (Rn) × (Rm) + MAC \rightarrow MAC 32 × 32 + 64 \rightarrow 64 bits	4		Yes	Yes	Yes	
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) × (Rm) + MAC \rightarrow MAC 16 × 16 + 64 \rightarrow 64 bits	3		Yes	Yes	Yes	
MUL.L	Rm,Rn	0000nnnnmmm0111	$Rn \times Rm \rightarrow MACL$ 32 × 32 \rightarrow 32 bits	2	_	Yes	Yes	Yes	
MULR	R0,Rn	0100nnnn10000000	$R0 \times Rn \rightarrow Rn$ $32 \times 32 \rightarrow 32$ bits	2				Yes	
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	1		Yes	Yes	Yes	
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	1		Yes	Yes	Yes	
NEG	Rm,Rn	0110nnnnmmm1011	$0\text{-Rm} \rightarrow \text{Rn}$	1	—	Yes	Yes	Yes	
NEGC	Rm,Rn	0110nnnnmmm1010	$\text{0-Rm-T} \rightarrow \text{Rn, borrow} \rightarrow \text{T}$	1	Borrow	Yes	Yes	Yes	
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm \rightarrow Rn$	1	_	Yes	Yes	Yes	
SUBC	Rm,Rn	0011nnnnmmm1010	Rn-Rm-T \rightarrow Rn, borrow \rightarrow T	1	Borrow	Yes	Yes	Yes	
SUBV	Rm,Rn	0011nnnnmmm1011	$Rn-Rm \rightarrow Rn$, underflow $\rightarrow T$	1	Over- flow	Yes	Yes	Yes	



2.4.4 Logic Operation Instructions

Table 2.13 Logic Operation Instructions

				Execu-	Execu-		ompatik	oility
Instruction		Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
AND	Rm,Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1		Yes	Yes	Yes
AND.B	#imm,@(R0,GBR)	11001101iiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	—	Yes	Yes	Yes
NOT	Rm,Rn	0110nnnnmmm0111	$\sim \text{Rm} \rightarrow \text{Rn}$	1		Yes	Yes	Yes
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1		Yes	Yes	Yes
OR	#imm,R0	11001011iiiiiii	$\text{R0} \mid \text{imm} \rightarrow \text{R0}$	1	_	Yes	Yes	Yes
OR.B	#imm,@(R0,GBR)	11001111iiiiiii	$(R0 + GBR) \mid imm \rightarrow$ (R0 + GBR)	3	—	Yes	Yes	Yes
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$, $1 \rightarrow MSB of(Rn)$	3	Test result	Yes	Yes	Yes
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Test result	Yes	Yes	Yes
TST	#imm,R0	11001000iiiiiiii	R0 & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Test result	Yes	Yes	Yes
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	3	Test result	Yes	Yes	Yes
XOR	Rm,Rn	0010nnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1		Yes	Yes	Yes
XOR	#imm,R0	11001010iiiiiii	$R0 \wedge imm \rightarrow R0$	1		Yes	Yes	Yes
XOR.B	#imm,@(R0,GBR)	11001110iiiiiii	$(R0 + GBR) \wedge imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes

2.4.5 Shift Instructions

Table 2.14 Shift Instructions

				Execu-		Compatibility		
Instructio	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB	Yes	Yes	Yes
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB	Yes	Yes	Yes
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHAD	Rm,Rn	0100nnnnmmm1100	When Rm \geq 0, Rn << Rm \rightarrow Rn When Rm < 0, Rn >> Rm \rightarrow [MSB \rightarrow Rn]	1	—		Yes	Yes
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHAR	Rn	0100nnnn00100001	$\text{MSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB	Yes	Yes	Yes
SHLD	Rm,Rn	0100nnnnmmm1101	When $\text{Rm} \ge 0$, $\text{Rn} << \text{Rm} \rightarrow \text{Rn}$ When $\text{Rm} < 0$, $\text{Rn} >> \text{Rm} \rightarrow$ $[0 \rightarrow \text{Rn}]$	1	_		Yes	Yes
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB	Yes	Yes	Yes
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1		Yes	Yes	Yes
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1		Yes	Yes	Yes
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	_	Yes	Yes	Yes



2.4.6 Branch Instructions

Table 2.15 Branch Instructions

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F SH4 SH-2/ Yes Yes Yes Yes Yes Yes Yes Yes
$ \begin{array}{ c c c c c } \hline Instruction Code & Operation & Cycles & T Bit & SH2E \\ \hline BF & label & 10001011ddddddd & When T = 0, disp \times 2 + PC \rightarrow & 3/1* & & Yes \\ PC, & When T = 1, nop & & & & & & & \\ \hline BF/S & label & 10001111ddddddd & Delayed branch & 2/1* & & Yes \\ When T = 0, disp \times 2 + PC \rightarrow & PC, & & & & & & \\ When T = 0, disp \times 2 + PC \rightarrow & 2/1* & & Yes \\ When T = 1, nop & & & & & & & \\ \hline BT & label & 10001001ddddddd & When T = 1, disp \times 2 + PC \rightarrow & 3/1* & & Yes \\ PC, & When T = 0, nop & & & & & & \\ \hline BT/S & label & 10001101ddddddd & Delayed branch & 2/1* & & Yes \\ When T = 0, nop & & & & & & \\ \hline BT/S & label & 10001101ddddddd & Delayed branch & 2/1* & & Yes \\ When T = 0, nop & & & & & & \\ \hline PC, & When T = 1, disp \times 2 + PC \rightarrow & PC, & & & & & \\ \hline PC, & When T = 0, nop & & & & & & \\ \hline PDA & label & 1010ddddddddd & Delayed branch & 2 & & & & & \\ \hline PDA & label & 1010ddddddddddddd & Delayed branch & 2 & & & & & \\ \hline PDA & label & 1010ddddddddddddddddddddd & Delayed branch & 2 & & & & & \\ \hline PDA & label & 1010dddddddddddddd & Delayed branch & 2 & & & & & & \\ \hline PDA & label & 1010ddddddddddddddddddddddddddddddddd$	E SH4 SH-2/ Yes Yes Yes Yes Yes Yes Yes Yes
BFlabel10001011dddddddWhen T = 0, disp $\times 2 + PC \rightarrow 3/1^*$ Yes PC, When T = 1, nopBF/Slabel10001111dddddddDelayed branch When T = 0, disp $\times 2 + PC \rightarrow$ PC, When T = 1, nop $2/1^*$ YesBTlabel10001001dddddddWhen T = 1, disp $\times 2 + PC \rightarrow$ PC, When T = 0, nop $3/1^*$ YesBTlabel10001001dddddddDelayed branch PC, When T = 0, nop $2/1^*$ YesBT/Slabel10001101dddddddDelayed branch When T = 1, disp $\times 2 + PC \rightarrow$ PC, When T = 0, nop $2/1^*$ YesBT/Slabel10001101ddddddddDelayed branch When T = 0, nop $2/1^*$ Yes	Yes Yes Yes Yes Yes Yes Yes Yes
When T = 1, hopBF/Slabel10001111dddddddDelayed branch When T = 0, disp $\times 2 + PC \rightarrow$ PC, When T = 1, nop $2/1*$ — YesYesBTlabel10001001dddddddWhen T = 1, disp $\times 2 + PC \rightarrow$ PC, When T = 0, nop $3/1*$ — YesYesBT/Slabel10001101dddddddDelayed branch When T = 0, nop $2/1*$ — YesYesBT/Slabel10001101dddddddDelayed branch 	Yes Yes Yes Yes Yes Yes
BF/Slabel10001111dddddddDelayed branch When T = 0, disp $\times 2 + PC \rightarrow$ PC, When T = 1, nop $2/1*$ —YesBTlabel10001001dddddddWhen T = 1, disp $\times 2 + PC \rightarrow$ PC, When T = 1, disp $\times 2 + PC \rightarrow$ $3/1*$ —YesBT/Slabel10001001dddddddDelayed branch PC, 	Yes Yes Yes Yes Yes Yes
BTlabel10001001dddddddWhen T = 1, disp × 2 + PC \rightarrow $3/1^*$ YesPC, When T = 0, nopPC, When T = 0, nop2/1*YesBT/Slabel10001101dddddddDelayed branch PC, When T = 1, disp × 2 + PC \rightarrow PC, When T = 0, nop2/1*Yes	Yes Yes Yes Yes
BTlabel10001001dddddddWhen T = 1, disp $\times 2 + PC \rightarrow 3/1^*$ —Yes PC, When T = 0, nopBT/Slabel10001101ddddddddDelayed branch When T = 1, disp $\times 2 + PC \rightarrow$ 	Yes Yes Yes Yes
BT/S label 10001101ddddddd Delayed branch $2/1*$ — Yes When T = 1, disp × 2 + PC \rightarrow PC, When T = 0, nop	Yes Yes
PPA label 101044444444 Delayed branch 2 Vee	
$\frac{1}{10100000000000000000000000000000000$	Yes Yes
BRAFRm0000mmmm00100011Delayed branch, Rm + PC \rightarrow PC2—Yes	Yes Yes
BSRlabel1011dddddddddddddddDelayed branch, PC \rightarrow PR, 2Yesdisp $\times 2 + PC \rightarrow PC$	Yes Yes
BSRF Rm 0000mmmm00000011 Delayed branch, PC \rightarrow PR, 2 — Yes Rm + PC \rightarrow PC	Yes Yes
JMP @Rm 0100mmmm00101011 Delayed branch, $\text{Rm} \rightarrow \text{PC}$ 2 — Yes	Yes Yes
JSR @ Rm 0100mmmm00001011 Delayed branch, PC \rightarrow PR, 2 — Yes Rm \rightarrow PC	Yes Yes
JSR/N @ Rm 0100mmmm01001011 PC-2 → PR, Rm → PC 3 —	Yes
JSR/N @@(disp8,TBR) 10000011ddddddd PC-2 \rightarrow PR, 5 (disp \times 4 + TBR) \rightarrow PC	Yes
RTS 000000000001011 Delayed branch, PR → PC 2 — Yes	Yes Yes
RTS/N 000000001101011 PR → PC 3 —	Yes
$RTV/N Rm \qquad 0000 \text{mmmm} 01111011 Rm \rightarrow R0, PR \rightarrow PC \qquad 3 \qquad -$	Yes

Note: * One cycle when the program does not branch.

2.4.7 System Control Instructions

Table 2.16 System Control Instructions

				Execu-		Co	ompatik	oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
CLRT		0000000000001000	$0 \rightarrow T$	1	0	Yes	Yes	Yes
CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1		Yes	Yes	Yes
LDBANK	@Rm,R0	0100mmm11100101	(Specified register bank entry) $\rightarrow R0$	6	—			Yes
LDC	Rm,SR	0100mmmm00001110	$Rm\toSR$	3	LSB	Yes	Yes	Yes
LDC	Rm,TBR	0100mmmm01001010	$\text{Rm} \rightarrow \text{TBR}$	1	_			Yes
LDC	Rm,GBR	0100mmmm00011110	$Rm\toGBR$	1	—	Yes	Yes	Yes
LDC	Rm,VBR	0100mmmm00101110	$Rm\toVBR$	1		Yes	Yes	Yes
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \to SR, Rm + 4 \to Rm$	5	LSB	Yes	Yes	Yes
LDC.L	@Rm+,GBR	0100mmmm00010111	$(\text{Rm}) \rightarrow \text{GBR}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	_	Yes	Yes	Yes
LDC.L	@Rm+,VBR	0100mmmm00100111	$(\text{Rm}) \rightarrow \text{VBR}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	—	Yes	Yes	Yes
LDS	Rm,MACH	0100mmmm00001010	$Rm \to MACH$	1	_	Yes	Yes	Yes
LDS	Rm,MACL	0100mmmm00011010	$Rm \to MACL$	1		Yes	Yes	Yes
LDS	Rm,PR	0100mmmm00101010	$\text{Rm} \rightarrow \text{PR}$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACH	0100mmmm00000110	$(\text{Rm}) \rightarrow \text{MACH}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACL	0100mmmm00010110	$(\text{Rm}) \rightarrow \text{MACL}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \to PR, Rm + 4 \to Rm$	1	—	Yes	Yes	Yes
NOP		0000000000001001	No operation	1	_	Yes	Yes	Yes
RESBANK	ζ.	000000001011011	Bank \rightarrow R0 to R14, GBR, MACH, MACL, PR	9*	—			Yes
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	6	_	Yes	Yes	Yes
SETT		000000000011000	$1 \rightarrow T$	1	1	Yes	Yes	Yes
SLEEP		0000000000011011	Sleep	5	—	Yes	Yes	Yes
STBANK	R0,@Rn	0100nnnn11100001	$R0 \rightarrow$ (specified register bank entry)	7	—			Yes
STC	SR,Rn	0000nnnn00000010	$SR \rightarrow Rn$	2	_	Yes	Yes	Yes
STC	TBR,Rn	0000nnnn01001010	$TBR\toRn$	1	_			Yes



				Execu- tion Cycles T Bit		Compatibility		
Instructio	on	Instruction Code	Operation			SH2, SH2E	SH4	SH-2A
STC	GBR,Rn	0000nnnn00010010	$GBR\toRn$	1	_	Yes	Yes	Yes
STC	VBR,Rn	0000nnnn00100010	$\text{VBR} \rightarrow \text{Rn}$	1	_	Yes	Yes	Yes
STC.L	SR,@-Rn	0100nnnn00000011	$Rn\text{-}4 \to Rn,SR \to (Rn)$	2		Yes	Yes	Yes
STC.L	GBR,@-Rn	0100nnnn00010011	$\text{Rn-4} \rightarrow \text{Rn, GBR} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
STC.L	VBR,@-Rn	0100nnnn00100011	$\text{Rn-4} \rightarrow \text{Rn}, \text{VBR} \rightarrow (\text{Rn})$	1	_	Yes	Yes	Yes
STS	MACH,Rn	0000nnnn00001010	$MACH \to Rn$	1	_	Yes	Yes	Yes
STS	MACL,Rn	0000nnnn00011010	$MACL \to Rn$	1	—	Yes	Yes	Yes
STS	PR,Rn	0000nnnn00101010	$PR\toRn$	1	—	Yes	Yes	Yes
STS.L	MACH,@-Rn	0100nnnn00000010	$\text{Rn-4} \rightarrow \text{Rn, MACH} \rightarrow (\text{Rn})$	1		Yes	Yes	Yes
STS.L	MACL,@-Rn	0100nnnn00010010	$\text{Rn-4} \rightarrow \text{Rn, MACL} \rightarrow (\text{Rn})$	1	—	Yes	Yes	Yes
STS.L	PR,@-Rn	0100nnnn00100010	Rn-4 \rightarrow Rn, PR \rightarrow (Rn)	1	—	Yes	Yes	Yes
TRAPA	#imm	11000011iiiiiiii	$PC/SR \rightarrow stack area,$ (imm × 4 + VBR) $\rightarrow PC$	5	—	Yes	Yes	Yes

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states in cases such as the following:

a. When there is a conflict between an instruction fetch and a data access

- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- * In the event of bank overflow, the number of cycles is 19.

2.4.8 Floating-Point Operation Instructions

Table 2.17 Floating-Point Operation Instructions

						Co	ompatib	ility
Instruction	n	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU
FABS	FRn	1111nnnn01011101	$ FRn \rightarrow FRn$	1	—	Yes	Yes	Yes
FABS	DRn	1111nnn001011101	$ DRn \rightarrow DRn$	1	_		Yes	Yes
FADD	FRm, FRn	1111nnnmmmm0000	$FRn + FRm \to FRn$	1	_	Yes	Yes	Yes
FADD	DRm, DRn	1111nnn0mmm00000	$DRn + DRm \to DRn$	6	_		Yes	Yes
FCMP/EQ	FRm, FRn	1111nnnnmmm0100	(FRn = FRm)? 1:0 \rightarrow T	1	Compa- rison result	Yes	Yes	Yes
FCMP/EQ	DRm, DRn	1111nnn0mmm00100	(DRn = DRm)? 1:0 \rightarrow T	2	Compa- rison result		Yes	Yes
FCMP/GT	FRm, FRn	1111nnnnmmm0101	(FRn > FRm)? 1:0 \rightarrow T	1	Compa -rison result	Yes	Yes	Yes
FCMP/GT	DRm, DRn	1111nnn0mmm00101	(DRn > DRm)? 1:0 \rightarrow T	2	Compa- rison result		Yes	Yes
FCNVDS	DRm, FPUL	1111mmm010111101	(float) DRm \rightarrow FPUL	2	_		Yes	Yes
FCNVSD	FPUL, DRn	1111nnn010101101	(double) FPUL \rightarrow DRn	2	_		Yes	Yes
FDIV	FRm, FRn	1111nnnnmmm0011	$FRn/FRm\toFRn$	10	_	Yes	Yes	Yes
FDIV	DRm, DRn	1111nnn0mmm00011	$DRn/DRm\toDRn$	23	_		Yes	Yes
FLDI0	FRn	1111nnnn10001101	$0\times0000000 \rightarrow FRn$	1	_	Yes	Yes	Yes
FLDI1	FRn	1111nnnn10011101	$0 \times 3F800000 \rightarrow FRn$	1	—	Yes	Yes	Yes
FLDS	FRm, FPUL	1111mmmm00011101	$FRm \to FPUL$	1	_	Yes	Yes	Yes
FLOAT	FPUL,FRn	1111nnnn00101101	(float)FPUL \rightarrow FRn	1	_	Yes	Yes	Yes
FLOAT	FPUL,DRn	1111nnn000101101	(double)FPUL \rightarrow DRn	2	_		Yes	Yes
FMAC	FR0,FRm,FRn	1111nnnnmmm1110	FR0 × FRm+FRn → FRn	1	_	Yes	Yes	Yes
FMOV	FRm, FRn	1111nnnnmmm1100	$FRm \rightarrow FRn$	1	_	Yes	Yes	Yes
FMOV	DRm, DRn	1111nnn0mmm01100	$\text{DRm} \rightarrow \text{DRn}$	2	_		Yes	Yes



						Co	ompatibi	lity
				Execu- tion				SH-2A/ SH2A-
Instructio	n	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	FPU
FMOV.S	@(R0, Rm), FRn	1111nnnnmmm0110	$(R0 + Rm) \rightarrow FRn$	1		Yes	Yes	Yes
FMOV.D	@(R0, Rm), DRn	1111nnn0mmmm0110	$(R0 + Rm) \rightarrow DRn$	2	_		Yes	Yes
FMOV.S	@Rm+, FRn	1111nnnnmmm1001	(Rm) \rightarrow FRn, Rm+=4	1	_	Yes	Yes	Yes
FMOV.D	@Rm+, DRn	1111nnn0mmmm1001	(Rm) \rightarrow DRn, Rm += 8	2			Yes	Yes
FMOV.S	@Rm, FRn	1111nnnnmmm1000	$(Rm) \to FRn$	1	_	Yes	Yes	Yes
FMOV.D	@Rm, DRn	1111nnn0mmmm1000	$(Rm) \to DRn$	2			Yes	Yes
FMOV.S	@(disp12,Rm),FRn	0011nnnnmmm0001	$(\text{disp}\times 4+\text{Rm})\rightarrow \text{FRn}$	1	_			Yes
		0111ddddddddddd						
FMOV.D	@(disp12,Rm),DRn	0011nnn0mmmm0001	$(\text{disp}\times 8 + \text{Rm}) \rightarrow \text{DRn}$	2	_			Yes
		0111ddddddddddd						
FMOV.S	FRm, @(R0,Rn)	1111nnnnmmm0111	$\text{FRm} \rightarrow (\text{R0} + \text{Rn})$	1	_	Yes	Yes	Yes
FMOV.D	DRm, @(R0,Rn)	1111nnnnmmm00111	$\text{DRm} \rightarrow (\text{R0 + Rn})$	2	_		Yes	Yes
FMOV.S	FRm, @-Rn	1111nnnnmmm1011	Rn-=4, FRm \rightarrow (Rn)	1	_	Yes	Yes	Yes
FMOV.D	DRm, @-Rn	1111nnnnmmm01011	Rn-=8, DRm \rightarrow (Rn)	2	_		Yes	Yes
FMOV.S	FRm, @Rn	1111nnnnmmm1010	$FRm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
FMOV.D	DRm, @Rn	1111nnnnmmm01010	$\text{DRm} \rightarrow (\text{Rn})$	2	_		Yes	Yes
FMOV.S	FRm,	0011nnnmmmm0001	$\text{FRm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1				Yes
@(disp12,	Rn)	0011ddddddddddd						
FMOV.D	DRm, Bn)	0011nnnnmmm00001	$DRm \rightarrow (disp \times 8 + Rn)$	2				Yes
	EPm EPn	11112222		1		Voc	Voc	Voc
		11111	$DPn \times DPm \rightarrow DPn$	6		165	Vee	
		11111		1		Vaa	Vac	
FNEG		11111nnnn01001101		-		res	Yes	Yes
FINEG	DRII	1111nnn001001101		1	_		res	res
FSCHG		1111001111111101	FPSCR.SZ=~FPSCR.S Z	1			Yes	Yes
FSQRT	FRn	1111nnnn01101101	$\sqrt{FRn} \to FRn$	9	_		Yes	Yes
FSQRT	DRn	1111nnn001101101	$\sqrt{\text{DRn}} ightarrow \text{DRn}$	22	_		Yes	Yes
FSTS	FPUL,FRn	1111nnnn00001101	$FPUL \to FRn$	1	_	Yes	Yes	Yes
FSUB	FRm, FRn	1111nnnnmmm0001	$FRn\text{-}FRm\toFRn$	1	_	Yes	Yes	Yes

Com	pati	bil	litv
	pui	~	,

Instructio	n	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU
FSUB	DRm, DRn	1111nnn0mmm00001	$DRn\text{-}DRm\toDRn$	6	_		Yes	Yes
FTRC	FRm, FPUL	1111mmmm00111101	(long)FRm \rightarrow FPUL	1		Yes	Yes	Yes
FTRC	DRm, FPUL	1111mmm000111101	(long)DRm \rightarrow FPUL	2	_		Yes	Yes

2.4.9 FPU-Related CPU Instructions

Table 2.18 FPU-Related CPU Instructions

						Co	ompatibi	lity
Instructio	n	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU
LDS	Rm,FPSCR	0100mmmm01101010	$\text{Rm} \rightarrow \text{FPSCR}$	1	_	Yes	Yes	Yes
LDS	Rm,FPUL	0100mmmm01011010	$Rm \to FPUL$	1		Yes	Yes	Yes
LDS.L	@Rm+, FPSCR	0100mmmm01100110	(Rm) \rightarrow FPSCR, Rm+=4	1		Yes	Yes	Yes
LDS.L	@Rm+, FPUL	0100mmmm010101110	(Rm) \rightarrow FPUL, Rm+=4	1	_	Yes	Yes	Yes
STS	FPSCR, Rn	0000nnnn01101010	$\text{FPSCR} \rightarrow \text{Rn}$	1	_	Yes	Yes	Yes
STS	FPUL,Rn	0000nnnn01011010	$\text{FPUL} \rightarrow \text{Rn}$	1		Yes	Yes	Yes
STS.L	FPSCR,@-Rn	0100nnnn01100010	$Rn\text{-=}4,FPCSR\to(Rn)$	1	_	Yes	Yes	Yes
STS.L	FPUL,@-Rn	0100nnnn01010010	Rn-=4, FPUL \rightarrow (Rn)	1	—	Yes	Yes	Yes



2.4.10 Bit Manipulation Instructions

Table 2.19 Bit Manipulation Instructions

				Execu-		Cor	npatil	bility
				tion		SH2,		
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
BAND.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) & T \rightarrow	3	Ope-			Yes
		0100ddddddddddd			ration result			
BANDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) & T \rightarrow T	3	Ope-			Yes
		1100ddddddddddd			ration result			
BCLR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$0 \rightarrow (\text{imm of (disp + Rn)})$	3	—			Yes
		0000ddddddddddd						
BCLR	#imm3,Rn	10000110nnnn0iii	$0 \rightarrow \text{imm of Rn}$	1	_			Yes
BLD.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) \rightarrow	3	Ope-			Yes
		0011ddddddddddd			ration			
					result			
BLD	#imm3,Rn	10000111nnnn1iii	imm of $Rn \rightarrow T$	1	Ope-			Yes
					result			
BLDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn))	3	Ope-			Yes
		1011ddddddddddd	\rightarrow T		ration			
					result			
BOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) T \rightarrow T	3	Ope-			Yes
		0101ddddddddddd			ration			
	#imm2 @(dian12 Pn)	00110:::1001	(imm of (dian + Dn)) T - > T	2	One			Vaa
BORNOT.B	#imino, @ (uisp 12,nn)	1101	~(infinition (disp + Rin)) 1 \rightarrow 1	3	ration			162
		lluladadadadada			result			
BSET.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	1 \rightarrow (imm of (disp + Rn))	3				Yes
		0001ddddddddddd						
BSET	#imm3,Rn	10000110nnnn1iii	$1 \rightarrow \text{imm of Rn}$	1	_			Yes
BST.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$T \rightarrow (\text{imm of (disp + Rn)})$	3	-			Yes
		0010ddddddddddd						
BST	#imm3,Rn	10000111nnnn0iii	$T \to imm \text{ of } Rn$	1	_			Yes

				Execu-		Compatibility			
				tion		SH2,			
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A	
BXOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) ^ T \rightarrow T	3	Ope-			Yes	
		0110ddddddddddd		ratic resu					



2.5 **Processing States**

The CPU has five processing states: reset, exception handling, bus-released, program execution, and power-down. Figure 2.6 shows the transitions between the states.



Figure 2.6 Transitions between Processing States

(1) Reset State

In the reset state, the CPU is reset. There are two kinds of reset, power-on reset and manual reset.

(2) Exception Handling State

The exception handling state is a transient state that occurs when exception handling sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception handling vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception handling vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

(3) **Program Execution State**

In the program execution state, the CPU sequentially executes the program.

(4) Power-Down State

In the power-down state, the CPU stops operating to reduce power consumption. The SLEEP instruction places the CPU in sleep mode or software standby mode.

(5) Bus-Released State

In the bus-released state, the CPU releases bus to a device that has requested it.





Section 3 Floating-Point Unit (FPU)

3.1 Features

The FPU has the following features.

- Conforms to IEEE754 standard
- 16 single-precision floating-point registers (can also be referenced as eight double-precision registers)
- Two rounding modes: Round to nearest and round to zero
- Denormalization modes: Flush to zero
- Five exception sources: Invalid operation, divide by zero, overflow, underflow, and inexact
- Comprehensive instructions: Single-precision, double-precision, and system control



3.2 Data Formats

3.2.1 Floating-Point Format

A floating-point number consists of the following three fields:

- Sign (s)
- Exponent (e)
- Fraction (f)

This LSI can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 3.1 and 3.2.



Figure 3.1 Format of Single-Precision Floating-Point Number

63	62 52	51 0
s	е	f

Figure 3.2 Format of Double-Precision Floating-Point Number

The exponent is expressed in biased form, as follows:

e = E + bias

The range of unbiased exponent E is $E_{min} - 1$ to $E_{max} + 1$. The two values $E_{min} - 1$ and $E_{max} + 1$ are distinguished as follows. $E_{min} - 1$ indicates zero (both positive and negative sign) and a denormalized number, and $E_{max} + 1$ indicates positive or negative infinity or a non-number (NaN). Table 3.1 shows E_{min} and E_{max} values.

Parameter	Single-Precision	Double-Precision	
Total bit width	32 bits	64 bits	
Sign bit	1 bit	1 bit	
Exponent field	8 bits	11 bits	
Fraction field	23 bits	52 bits	
Precision	24 bits	53 bits	
Bias	+127	+1023	
E _{max}	+127	+1023	
E _{min}	–126	-1022	

 Table 3.1
 Floating-Point Number Formats and Parameters

Floating-point number value v is determined as follows:

If $E = E_{max} + 1$ and $f \neq 0$, v is a non-number (NaN) irrespective of sign s If $E = E_{max} + 1$ and f = 0, $v = (-1)^{s}$ (infinity) [positive or negative infinity] If $E_{min} \leq E \leq E_{max}$, $v = (-1)^{s}2^{E}$ (1.f) [normalized number] If $E = E_{min} - 1$ and $f \neq 0$, $v = (-1)^{s}2^{Emin}$ (0.f) [denormalized number] If $E = E_{min} - 1$ and f = 0, $v = (-1)^{s}0$ [positive or negative zero]



Table 3.2 shows the ranges of the various numbers in hexadecimal notation.

Туре	Single-Precision	Double-Precision
Signaling non-number	H'7FFF FFFF to H'7FC0 0000	H'7FFF FFFF FFFF FFFF to H'7FF8 0000 0000 0000
Quiet non-number	H'7FBF FFFF to H'7F80 0001	H'7FF7 FFFF FFFF to H'7FF0 0000 0000 0001
Positive infinity	H'7F80 0000	H'7FF0 0000 0000 0000
Positive normalized number	H'7F7F FFFF to H'0080 0000	H'7FEF FFFF FFFF FFFF to H'0010 0000 0000 0000
Positive denormalized number	H'007F FFFF to H'0000 0001	H'000F FFFF FFFF FFFF to H'0000 0000 0000 0001
Positive zero	H'0000 0000	H'0000 0000 0000 0000
Negative zero	H'8000 0000	H'8000 0000 0000 0000
Negative denormalized number	H'8000 0001 to H'807F FFFF	H'8000 0000 0000 0001 to H'800F FFFF FFFF FFFF
Negative normalized number	H'8080 0000 to H'FF7F FFFF	H'8010 0000 0000 0000 to H'FFEF FFFF FFFF FFFF
Negative infinity	H'FF80 0000	H'FFF0 0000 0000 0000
Quiet non-number	H'FF80 0001 to H'FFBF FFFF	H'FFF0 0000 0000 0001 to H'FFF7 FFFF FFFF FFFF
Signaling non-number	H'FFC0 0000 to H'FFFF FFFF	H'FFF8 0000 0000 to H'FFFF FFFF FFFF FFFF

Table 3.2Floating-Point Ranges

3.2.2 Non-Numbers (NaN)

Figure 3.3 shows the bit pattern of a non-number (NaN). A value is NaN in the following case:

- Sign bit: Don't care
- Exponent field: All bits are 1
- Fraction field: At least one bit is 1

The NaN is a signaling NaN (sNaN) if the MSB of the fraction field is 1, and a quiet NaN (qNaN) if the MSB is 0.





An sNaN is input in an operation, except copy, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is 0, the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is 1, an invalid operation exception will be generated. In this case, the contents of the operation destination register are unchanged.

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has not been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNAN values as operation results are as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF FFFF

See the individual instruction descriptions for details of floating-point operations when a non-number (NaN) is input.



3.2.3 Denormalized Numbers

For a denormalized number floating-point value, the exponent field is expressed as 0, and the fraction field as a non-zero value.

In the SH2A-FPU, the DN bit in the status register FPSCR is always set to 1, therefore a denormalized number (source operand or operation result) is always flushed to 0 in a floating-point operation that generates a value (an operation other than copy, FNEG, or FABS).

When the DN bit in FPSCR is 0, a denormalized number (source operand or operation result) is processed as it is. See the individual instruction descriptions for details of floating-point operations when a denormalized number is input.

3.3 Register Descriptions

3.3.1 Floating-Point Registers

Figure 3.4 shows the floating-point register configuration. There are sixteen 32-bit floating-point registers FPR0 to FPR15, referenced by specifying FR0 to FR15, DR0/2/4/6/8/10/12/14. The correspondence between FRPn and the reference name is determined by the PR and SZ bits in FPSCR. Refer figure 3.4.

- Floating-point registers, FPRi (16 registers) FPR0 to FPR15
- Single-precision floating-point registers, FRi (16 registers) FR0 to FR15 indicate FPR0 to FPR15
- 3. Double-precision floating-point registers or single-precision floating-point vector registers in pairs, DRi (8 registers)

A DR register comprises two FR registers.

 $DR0 = \{FR0, FR1\}, DR2 = \{FR2, FR3\}, DR4 = \{FR4, FR5\}, DR6 = \{FR6, FR7\}, DR8 = \{FR8, FR9\}, DR10 = \{FR10, FR11\}, DR12 = \{FR12, FR13\}, DR14 = \{FR14, FR15\}$

	Reference name	е	Register name
Transfer instruction case: Operation instruction case:	FPSCR.SZ = 0 FPSCR.PR = 0	FPSCR.SZ = 1 FPSCR.PR = 1	
	FR0	DR0	FPR0
	FR1 FR2	- (FPR1 FPB2
	FR3	DR2 {	FPR3
	FR4 FR5	DR4 {	FPR4
	FR6		FPR6
	FR7	DR6	FPR7
	FR8	DR8 {	FPR8
	FR10		FPR9 FPR10
	FR11	DR10 {	FPR11
	FR12	DR12 {	FPR12
	FR14		FPR13 FPR14
	FR15	DR14 {	FPR15





3.3.2 Floating-Point Status/Control Register (FPSCR)

FPSCR is a 32-bit register that controls floating-point instructions, sets FPU exceptions, and selects the rounding mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	QIS	-	SZ	PR	DN	Cai	JSe
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ca	use				Enable					Flag			RM1	RM0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 23	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
22	QIS	0	R/W	Nonnunerical Processing Mode
				0: Processes qNaN or $\pm \infty$ as such
				1: Treats qNaN or $\pm\infty$ as the same as sNaN (valid only when FPSCR.Enable.V = 1)
21	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
20	SZ	0	R/W	Transfer Size Mode
				0: Data size of FMOV instruction is 32-bits
				1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
19	PR	0	R/W	Precision Mode
				0: Floating-point instructions are executed as single- precision operations
				 Floating-point instructions are executed as double- precision operations (graphics support instructions are undefined)
18	DN	1	R	Denormalization Mode (Always fixed to 1 in SH2A-FPU)
				1: Denormalized number is treated as zero
		Initial		
----------	----------	---------	-----	--
Bit	Bit Name	Value	R/W	Description
17 to 12	Cause	All 0	R/W	FPU Exception Cause Field
11 to 7	Enable	All 0	R/W	FPU Exception Enable Field
6 to 2	Flag	All 0	R/W	FPU Exception Flag Field
				When an FPU exception occurs, the bits corresponding to the FPU exception cause field and FPU exception flag field are set to 1. Each time an FPU operation instruction is executed, the FPU exception cause field is cleared to 0. The FPU exception flag field remains set to 1 until it is cleared to 0 by software.
				For bit allocations of each field, see table 3.3.
1	RM1	0	R/W	Rounding Mode
0	RM0	1	R/W	These bits select the rounding mode.
				00: Round to Nearest
				01: Round to Zero
				10: Reserved
				11: Reserved

Table 3.3 Bit Allocation for FPU Exception Handling

Field Name		FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

Note: No FPU error occurs in the SH2A-FPU.

3.3.3 Floating-Point Communication Register (FPUL)

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system register that is accessed from the CPU side by means of LDS and STS instructions. For example, to convert the integer stored in general register R1 to a single-precision floating-point number, the processing flow is as follows:

 $\text{R1} \rightarrow (\text{LDS instruction}) \rightarrow \text{FPUL} \rightarrow (\text{single-precision FLOAT instruction}) \rightarrow \text{FR1}$

3.4 Rounding

In a floating-point instruction, rounding is performed when generating the final operation result from the intermediate result. Therefore, the result of combination instructions such as FMAC will differ from the result when using a basic instruction such as FADD, FSUB, or FMUL. Rounding is performed once in FMAC, but twice in FADD, FSUB, and FMUL.

Which of the two rounding methods is to be used is determined by the RM bits in FPSCR.

FPSCR.RM[1:0] = 00: Round to Nearest FPSCR.RM[1:0] = 01: Round to Zero

(1) Round to Nearest

The operation result is rounded to the nearest expressible value. If there are two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is $2^{\text{Emax}} (2 - 2^{-P})$ or more, the result will be infinity with the same sign as the unrounded value. The values of Emax and P, respectively, are 127 and 24 for single-precision, and 1023 and 53 for double-precision.

(2) Round to Zero

The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value will become the maximum expressible absolute value.

3.5 Floating-Point Exceptions

3.5.1 FPU Exception Sources

The exception sources are as follows:

- FPU error (E): When FPSCR.DN = 0 and a denormalized number is input (No error occurs in the SH2A-FPU)
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources E, V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to 1, and 1 is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to 0, but the corresponding bit in the FPU exception flag field remains unchanged.



3.5.2 FPU Exception Handling

FPU exception handling is initiated in the following cases:

- FPU error (E): FPSCR.DN = 0 and a denormalized number is input (No error occurs in the SH2A-FPU)
- Invalid operation (V): FPSCR.Enable.V = 1 and invalid operation
- Division by zero (Z): FPSCR.Enable.Z = 1 and division with a zero divisor
- Overflow (O): FPSCR.Enable.O = 1 and instruction with possibility of operation result overflow
- Underflow (U): FPSCR.Enable.U = 1 and instruction with possibility of operation result underflow
- Inexact exception (I): FPSCR.Enable.I = 1 and instruction with possibility of inexact operation result

These possibilities are shown in the individual instruction descriptions. All exception events that originate in the FPU are assigned as the same exception event. The meaning of an exception is determined by software by reading from FPSCR and interpreting the information it contains. If no bits are set in the FPU exception cause field of FPSCR when one or more of bits O, U, I, and V are set in the FPU exception enable field, this indicates that an actual exception source is not generated. Also, the destination register is not changed by any FPU exception handling operation.

Except for the above, the FPU disables exception handling. In every processing, the bit corresponding to source V, Z, O, U, or I is set to 1, and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.
- Overflow (O):

When rounding mode = RZ, the maximum normalized number, with the same sign as the unrounded value, is generated.

When rounding mode = RN, infinity with the same sign as the unrounded value is generated.

- Underflow (U): Zero with the same sign as the unrounded value is generated.
- Inexact exception (I): An inexact result is generated.

Section 4 Cache

4.1 Features

- Capacity Instruction cache: 8 Kbytes Operand cache: 8 Kbytes
- Structure: Instructions/data separated, 4-way set associative
- Cache lock function (only for operand cache): Way 2 and way 3 are lockable
- Line size: 16 bytes
- Number of entries: 128 entries/way
- Write system: Write-back/write-through selectable
- Replacement method: Least-recently-used (LRU) algorithm

4.1.1 Cache Structure

The cache separates data and instructions and uses a 4-way set associative system. It is composed of four ways (banks), each of which is divided into an address section and a data section.

Each of the address and data sections is divided into 128 entries. The data section of the entry is called a line. Each line consists of 16 bytes (4 bytes \times 4). The data capacity per way is 2 Kbytes (16 bytes \times 128 entries), with a total of 8 Kbytes in the cache as a whole (4 ways). Figure 4.1 shows the operand cache structure. The instruction cache structure is the same as the operand cache structure except for not having the U bit.





Figure 4.1 Operand Cache Structure

(1) Address Array

The V bit indicates whether the entry data is valid. When the V bit is 1, data is valid; when 0, data is not valid.

The U bit (only for operand cache) indicates whether the entry has been written to in write-back mode. When the U bit is 1, the entry has been written to; when 0, it has not.

The tag address holds the physical address used in the external memory access. It consists of 21 bits (address bits 31 to 11) used for comparison during cache searches. In this LSI, the addresses of the cache-enabled space are H'00000000 to H'1FFFFFF (see section 7, Bus State Controller (BSC)), and therefore the upper three bits of the tag address are cleared to 0.

The V and U bits are initialized to 0 by a power-on reset but not initialized by a manual reset or in software standby mode. The tag address is not initialized by a power-on reset or manual reset or in software standby mode.

(2) Data Array

Holds a 16-byte instruction or data. Entries are registered in the cache in line units (16 bytes).

The data array is not initialized by a power-on reset or manual reset or in software standby mode.



(3) LRU

With the 4-way set associative system, up to four instructions or data with the same entry address can be registered in the cache. When an entry is registered, LRU shows which of the four ways it is recorded in. There are six LRU bits, controlled by hardware. A least-recently-used (LRU) algorithm is used to select the way that has been least recently accessed.

Six LRU bits indicate the way to be replaced in case of a cache miss. The relationship between LRU and way replacement is shown in table 4.1 when the cache lock function (only for operand cache) is not used (concerning the case where the cache lock function is used, see section 4.2.2, Cache Control Register 2 (CCR2)). If a bit pattern other than those listed in table 4.1 is set in the LRU bits by software, the cache will not function correctly. When modifying the LRU bits by software, set one of the patterns listed in table 4.1.

The LRU bits are initialized to B'000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 111110, 111111	0

 Table 4.1
 LRU and Way Replacement (Cache Lock Function Not Used)



4.2 **Register Descriptions**

The cache has the following registers.

Table 4.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Cache control register 1	CCR1	R/W	H'00000000	H'FFFC1000	32
Cache control register 2	CCR2	R/W	H'00000000	H'FFFC1004	32

4.2.1 Cache Control Register 1 (CCR1)

The instruction cache is enabled or disabled using the ICE bit. The ICF bit controls disabling of all instruction cache entries. The operand cache is enabled or disabled using the OCE bit. The OCF bit controls disabling of all operand cache entries. The WT bit selects either write-through mode or write-back mode for operand cache.

Programs that change the contents of CCR1 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR1.

CCR1 is initialized to H'00000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	ICF	-	-	ICE	-	-	-	-	OCF	-	WT	OCE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R	R	R/W	R	R	R	R	R/W	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 12		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	ICF	0	R/W	Instruction Cache Flush
				Writing 1 flushes all instruction cache entries (clears the V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to external memory is not performed when the instruction cache is flushed.
10, 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	ICE	0	R/W	Instruction Cache Enable
				Indicates whether the instruction cache function is enabled/disabled.
				0: Instruction cache disable
				1: Instruction cache enable
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	OCF	0	R/W	Operand Cache Flush
				Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to external memory is not performed when the operand cache is flushed.
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1	WT	0	R/W	Write Through
				Selects write-back mode or write-through mode.
				0: Write-back mode
				1: Write-through mode
0	OCE	0	R/W	Operand Cache Enable
				Indicates whether the operand cache function is enabled/disabled.
				0: Operand cache disable
				1: Operand cache enable



4.2.2 Cache Control Register 2 (CCR2)

CCR2 is used to enable or disable the cache locking function for operand cache and is valid in cache locking mode only. In cache locking mode, the lock enable bit (the LE bit) in CCR2 is set to 1. In non-cache-locking mode, the cache locking function is invalid.

When a cache miss occurs in cache locking mode by executing the prefetch instruction (PREF @Rn), the line of data pointed to by Rn is loaded into the cache according to bits 9 and 8 (the W3LOAD and W3LOCK bits) and bits 1 and 0 (the W2LOAD and W2LOCK bits) in CCR2. The relationship between the setting of each bit and a way, to be replaced when the prefetch instruction is executed, are listed in table 4.3. On the other hand, when the prefetch instruction is executed and a cache hit occurs, new data is not fetched and the entry which is already enabled is held. For example, when the prefetch instruction is executed with W3LOAD = 1 and W3LOCK = 1 specified in cache locking mode while one-line data already exists in way 0 which is specified by Rn, a cache hit occurs and data is not fetched to way 3.

In the cache access other than the prefetch instruction in cache locking mode, ways to be replaced by bits W3LOCK and W2LOCK are restricted. The relationship between the setting of each bit in CCR2 and ways to be replaced are listed in table 4.4.

Programs that change the contents of CCR2 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR2.

CCR2 is initialized to H'00000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	W3 LOAD*	W3 LOCK	-	-	-	-	-	-	W2 LOAD*	W2 LOCK
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R/W	R/W

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 17	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
16	LE	0	R/W	Lock Enable
				Controls the cache locking function.
				0: Not cache locking mode
				1: Cache locking mode
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	W3LOAD*	0	R/W	Way 3 Load
8	W3LOCK	0	R/W	Way 3 Lock
				When a cache miss occurs by the prefetch instruction while $W3LOAD = 1$ and $W3LOCK = 1$ in cache locking mode, the data is always loaded into way 3. Under any other condition, the cache miss data is loaded into the way to which LRU points.
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	W2LOAD*	0	R/W	Way 2 Load
0	W2LOCK	0	R/W	Way 2 Lock
				When a cache miss occurs by the prefetch instruction while W2LOAD = 1 and W2LOCK =1 in cache locking mode, the data is always loaded into way 2. Under any other condition, the cache miss data is loaded into the way to which LRU points.

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.



LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	Х	Х	х	х	Decided by LRU (table 4.1)
1	Х	0	х	0	Decided by LRU (table 4.1)
1	Х	0	0	1	Decided by LRU (table 4.5)
1	0	1	х	0	Decided by LRU (table 4.6)
1	0	1	0	1	Decided by LRU (table 4.7)
1	0	Х	1	1	Way 2
1	1	1	0	х	Way 3

 Table 4.3
 Way to be Replaced when a Cache Miss Occurs in PREF Instruction

[Legend]

x: Don't care

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 4.4	Way to be Repla	ced when a C	Cache Miss (Occurs in Other	than PREF Instruction

LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	x	х	Х	х	Decided by LRU (table 4.1)
1	x	0	Х	0	Decided by LRU (table 4.1)
1	х	0	Х	1	Decided by LRU (table 4.5)
1	х	1	Х	0	Decided by LRU (table 4.6)
1	x	1	Х	1	Decided by LRU (table 4.7)
F1	13				

[Legend]

x: Don't care

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 4.5 LRU and Way Replacement (when W2LOCK=1 and W3LOCK=0)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000100, 010100, 100000, 100001, 110000, 110100	3
000011, 000110, 000111, 001011, 001111, 010110, 011110, 011111	1
101001, 101011, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 4.6 LRU and Way Replacement (when W2LOCK=0 and W3LOCK=1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 001011, 100000, 100001, 101001, 101011	2
000100, 000110, 000111, 001111, 010100, 010110, 011110, 011111	1
110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 4.7 LRU and Way Replacement (when W2LOCK=1 and W3LOCK=1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 000100, 000110, 000111, 001011, 001111, 010100, 010110, 011110, 011111	1
100000, 100001, 101001, 101011, 110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0



4.3 Operation

Operations for the operand cache are described here. Operations for the instruction cache are similar to those for the operand cache except for the address array not having the U bit, and there being no prefetch operation or write operation, or a write-back buffer.

4.3.1 Searching Cache

If the operand cache is enabled (OCE bit in CCR1 is 1), whenever data in a cache-enabled area is accessed, the cache will be searched to see if the desired data is in the cache. Figure 4.2 illustrates the method by which the cache is searched.

Entries are selected using bits 10 to 4 of the address used to access memory and the tag address of that entry is read. At this time, the upper three bits of the tag address are always cleared to 0. Bits 31 to 11 of the address used to access memory are compared with the read tag address. The address comparison uses all four ways. When the comparison shows a match and the selected entry is valid (V = 1), a cache hit occurs. When the comparison does not show a match or the selected entry is not valid (V = 0), a cache miss occurs. Figure 4.2 shows a hit on way 1.



Figure 4.2 Cache Search Scheme



4.3.2 Read Access

(1) Read Hit

In a read access, data is transferred from the cache to the CPU. LRU is updated so that the hit way is the latest.

(2) Read Miss

An external bus cycle starts and the entry is updated. The way replaced follows table 4.4. Entries are updated in 16-byte units. When the desired data that caused the miss is loaded from external memory to the cache, the data is transferred to the CPU in parallel with being loaded to the cache. When it is loaded in the cache, the V bit is set to 1, and LRU is updated so that the replaced way becomes the latest. In operand cache, the U bit is additionally cleared to 0. When the U bit of the entry to be replaced by updating the entry in write-back mode is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes.

4.3.3 Prefetch Operation (Only for Operand Cache)

(1) Prefetch Hit

LRU is updated so that the hit way becomes the latest. The contents in other caches are not modified. No data is transferred to the CPU.

(2) Prefetch Miss

No data is transferred to the CPU. The way to be replaced follows table 4.3. Other operations are the same in case of read miss.

4.3.4 Write Operation (Only for Operand Cache)

(1) Write Hit

In a write access in write-back mode, the data is written to the cache and no external memory write cycle is issued. The U bit of the entry written is set to 1 and LRU is updated so that the hit way becomes the latest.

In write-through mode, the data is written to the cache and an external memory write cycle is issued. The U bit of the written entry is not updated and LRU is updated so that the replaced way becomes the latest.

(2) Write Miss

In write-back mode, an external bus cycle starts when a write miss occurs, and the entry is updated. The way to be replaced follows table 4.4. When the U bit of the entry to be replaced is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. Data is written to the cache, the U bit is set to 1, and the V bit is set to 1. LRU is updated so that the replaced way becomes the latest. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes.

In write-through mode, no write to cache occurs in a write miss; the write is only to the external memory.

4.3.5 Write-Back Buffer (Only for Operand Cache)

When the U bit of the entry to be replaced in the write-back mode is 1, it must be written back to the external memory. To increase performance, the entry to be replaced is first transferred to the write-back buffer and fetching of new entries to the cache takes priority over writing back to the external memory. After the cache completes to fetch the new entry, the write-back buffer writes the entry back to external memory. During the write-back cycles, the cache can be accessed. The write-back buffer can hold one line of cache data (16 bytes) and its physical address. Figure 4.3 shows the configuration of the write-back buffer.



Figure 4.3 Write-Back Buffer Configuration



Operations in sections 4.3.2 to 4.3.5 are compiled in table 4.8.

Table 4.8Cache Operations

					External Memory	
		Hit/	Write-back mode/		Accession	
Cache	CPU Cycle	miss	write through mode	U Bit	(through internal bus)	Cache Contents
Instructio n cache	Instruction fetch	Hit		_	Not generated	Not renewed
		Miss	_	—	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
Operand cache	Prefetch/ read	Hit	Either mode is available	x	Not generated	Not renewed
		Miss	Write-through mode	—	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
			Write-back mode	0	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
				1	Cache renewal cycle is generated. Succeedingly write-back cycle in write-back buffer is generated.	Renewed to new values by cache renewal cycle
	Write	Hit	Write-through mode	—	Write cycle CPU issues is generated.	Renewed to new values by write cycle the CPU issues
			Write-back mode	x	Not generated	Renewed to new values by write cycle the CPU issues
		Miss	Write-through mode	_	Write cycle CPU issues is generated.	Not renewed*
			Write-back mode	0	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle. Subsequently renewed again to new values in write cycle CPU issues.
				1	Cache renewal cycle is generated. Succeedingly write-back cycle in write-back buffer is generated.	Renewed to new values by cache renewal cycle. Subsequently renewed again to new values in write cycle CPU issues.

[Legend]

x: Don't care.

- Note: Cache renewal cycle: 16-byte read access, write-back cycle in write-back buffer: 16-byte write access
 - * Neither LRU renewed. LRU is renewed in all other cases.

4.3.6 Coherency of Cache and External Memory

Use software to ensure coherency between the cache and the external memory. When memory shared by this LSI and another device is mapped in the cache-enabled space, operate the memory-mapped cache to invalidate and write back as required.



4.4 Memory-Mapped Cache

To allow software management of the cache, cache contents can be read and written by means of MOV instructions. The instruction cache address array is mapped onto addresses H'F0000000 to H'F07FFFFF, and the data array onto addresses H'F1000000 to H'F17FFFFF. The operand cache address array is mapped onto addresses H'F0800000 to H'F0FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses H'F1800000 to H'F17FFFFFF, and the data array onto addresses array and data array, and instruction fetches cannot be performed.

4.4.1 Address Array

To access an address array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified.

In the address field, specify the entry address selecting the entry, The W bit for selecting the way, and the A bit for specifying the existence of associative operation. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the address array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

The tag address, LRU bits, U bit (only for operand cache), and V bit are specified as data. Always specify 0 for the upper three bits (bits 31 to 29) of the tag address.

For the address and data formats, see figure 4.4.

The following three operations are possible for the address array.

(1) Address Array Read

The tag address, LRU bits, U bit (only for operand cache), and V bit are read from the entry address specified by the address and the entry corresponding to the way. For the read operation, associative operation is not performed regardless of whether the associative bit (A bit) specified by the address is 1 or 0.

(2) Address-Array Write (Non-Associative Operation)

When the associative bit (A bit) in the address field is cleared to 0, write the tag address, LRU bits, U bit (only for operand cache), and V bit, specified by the data field, to the entry address specified by the address and the entry corresponding to the way. When writing to a cache line for which the U bit = 1 and the V bit =1 in the operand cache address array, write the contents of the cache line back to memory, then write the tag address, LRU bits, U bit, and V bit specified by the data field. When 0 is written to the V bit, 0 must also be written to the U bit of that entry.

(3) Address-Array Write (Associative Operation)

When writing with the associative bit (A bit) of the address field set to 1, the addresses in the four ways for the entry specified by the address field are compared with the tag address that is specified by the data field. Write the U bit (only for operand cache) and the V bit specified by the data field to the entry of the way that has a hit. However, the tag address and LRU bits remain unchanged. When there is no way that has a hit, nothing is written and there is no operation.

This function is used to invalidate a specific entry in the cache. When the U bit of the entry that has had a hit is 1 in the operand cache, writing back should be performed. However, when 0 is written to the V bit, 0 must also be written to the U bit of that entry.

4.4.2 Data Array

To access a data array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified. The address field specifies information for selecting the entry to be accessed; the data field specifies the longword data to be written to the data array.

Specify the entry address for selecting the entry, the L bit indicating the longword position within the (16-byte) line, and the W bit for selecting the way. In the L bit, B'00 is longword 0, B'01 is longword 1, B'10 is longword 2, and B'11 is longword 3. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the data array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

For the address and data formats, see figure 4.4.

The following two operations are possible for the data array. Information in the address array is not modified by this operation.

(1) Data Array Read

The data specified by the L bit in the address is read from the entry address specified by the address and the entry corresponding to the way.

(2) Data Array Write

The longword data specified by the data is written to the position specified by the L bit in the address from the entry address specified by the address and the entry corresponding to the way.



Section 4 Cache

1. Instruction cache	2. Operand cache
1.1 Address array access	2.1 Address array access
(a) Address specification	(a) Address specification
Read access	Read access
31 23 22 13 12 11 10 4 3 2 1 0	31 23 22 13 12 11 10 4 3 2 1 0
111100000 ** W Entry address 0 * 0 0	111100001 ** W Entry address 0 * 0 0
Write access	Write access
31 23 22 13 12 11 10 4 3 2 1 0	31 23 22 13 12 11 10 4 3 2 1 0
111100000 ** W Entry address A * 0 0	1111100001 * W Entry address A * 0 0
(b) Data specification (both read and write accesses)	(b) Data specification (both read and write accesses)
0 0 0 1 ag address (28 to 11) E LRU X X X V	0 0 0 Tag address (28 to 11) E LRU X X U V
1.2 Data array access (both read and write accesses)(a) Address specification	2.2 Data array access (both read and write accesses)(a) Address specification
31 23 22 13 12 11 10 4 3 2 1 0	31 23 22 13 12 11 10 4 3 2 1 0
111100010 ** W Entry address L 0 0	111100011 * W Entry address L 0 0
(b) Data specification	(b) Data specification
31 0	31 0
Longword data	Longword data
[Legend] *: Don't care E: Bit 10 of entry address for read, don't care for write X: 0 for read, don't care for write	

Figure 4.4 Specifying Address and Data for Memory-Mapped Cache Access

4.4.3 Usage Examples

(1) Invalidating Specific Entries

Specific cache entries can be invalidated by writing 0 to the entry's V bit in the memory mapping cache access. When the A bit is 1, the tag address specified by the write data is compared to the tag address within the cache selected by the entry address, and data is written to the bits V and U specified by the write data when a match is found. If no match is found, there is no operation. When the V bit of an entry in the address array is set to 0, the entry is written back if the entry's U bit is 1.

An example when a write data is specified in R0 and an address is specified in R1 is shown below.

```
; R0=H'0110 0010; tag address(28-11)=B'0 0001 0001 0000 0000 0, U=0, V=0
; R1=H'F080 0088; operand cache address array access, entry=B'000 1000, A=1
;
MOV.L R0,@R1
```

(2) Reading the Data of a Specific Entry

The data section of a specific cache entry can be read by the memory mapping cache access. The longword indicated in the data field of the data array in figure 4.4 is read into the register.

An example when an address is specified in R0 and data is read in R1 is shown below.

```
; R0=H'F100 004C; instruction cache data array access, entry=B'000 0100,
; Way=0, longword address=3
;
MOV.L @R0,R1
```

4.4.4 Notes

- 1. Programs that access memory-mapped cache should be placed in a cache-disabled space.
- 2. Rewriting the address array contents so that two or more ways are hit simultaneously is prohibited. Operation is not guaranteed if the address array contents are changed so that two or more ways are hit simultaneously.
- 3. Memory-mapped cache can be accessed only by the CPU and not by the DMAC. Registers can be accessed by the CPU and the DMAC.



Section 5 Exception Handling

5.1 Overview

5.1.1 Types of Exception Handling and Priority

Exception handling is started by sources, such as resets, address errors, register bank errors, interrupts, and instructions. Table 5.1 shows their priorities. When several exception handling sources occur at once, they are processed according to the priority shown.

 Table 5.1
 Types of Exception Handling and Priority Order

Type	Exception Handling		Priority		
Reset	Power-on reset	High			
	Manual reset		_ ▲		
Address	CPU address error		_		
error	DMAC address error	_			
Instruction	FPU exception		_		
	Integer division exception (div	vision by zero)	_		
	Integer division exception (ov	verflow)	_		
Register	Bank underflow				
bank error	Bank overflow				
Interrupt	NMI				
	User break				
	H-UDI				
	IRQ				
	On-chip peripheral modules	Direct memory access controller (DMAC)	_		
		USB2.0 host/function module (USB)			
		Compare match timer (CMT)			
		Bus state controller (BSC)	_		
		Watchdog timer (WDT)	_		
		Host interface (HIF)	_		
		Encryption/decryption and forward error correction core conjunction DMAC (A- DMAC)	Low		



Туре		Exception Handling		Priority
Interrupt		On-chip peripheral modules	Ethernet controller (EtherC)	High
			I ² C bus interface 3 (IIC3)	- ▲
			Stream interface (STIF)	-
			Serial communication interface with FIFO (SCIF)	-
			Serial sound interface_0 (SSI_0)	-
			Serial sound interface_1 (SSI_1)	-
		SD host interface (SDHI)	-	
Instruction Trap instruction (TRAPA instruction)			_	
		General illegal instructions (undefined code)		
		Slot illegal instructions (under branch instruction* ¹ (including instruction in FPU module sta PC* ² , 32-bit instructions* ³ , RI DIVU instruction)	fined code placed directly after a delayed g an FPU instruction or FPU-related CPU andby mode), instructions that rewrite the ESBANK instruction, DIVS instruction, and	Low
Notes: 1	I. I I	Delayed branch instructions: JM BRAF.	IP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S,	BSRF,
2		Instructions that rewrite the PC:	IMP ISB BBA BSB BTS BTE BT BE T	ΓΒΔΡΔ

- 2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N.
- 32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.

5.1.2 Exception Handling Operations

The exception handling sources are detected and begin processing according to the timing shown in table 5.2.

Exception	Source	Timing of Source Detection and Start of Handling
Reset	Power-on reset	Starts when the $\overline{\text{RES}}$ pin changes from low to high, when the H-UDI reset negate command is set after the H-UDI reset assert command has been set, or when the WDT overflows.
	Manual reset	Starts when the WDT overflows.
Address error		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Interrupts		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Register bank error	Bank underflow	Starts upon attempted execution of a RESBANK instruction when saving has not been performed to register banks.
	Bank overflow	In the state where saving has been performed to all register bank areas, starts when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.
	General illegal instructions	Starts from the decoding of an undefined code (including an FPU instruction or FPU-related CPU instruction in FPU module standby mode) anytime except immediately after a delayed branch instruction (delay slot).
	Slot illegal instructions	Starts from the decoding of an undefined code placed (including an FPU instruction or FPU-related CPU instruction in FPU module standby mode) immediately after a delayed branch instruction (delay slot), of instructions that rewrite the PC, of 32-bit instructions, of the RESBANK instruction, of the DIVS instruction, or of the DIVU instruction.
	Integer division instructions	Starts when detecting division-by-zero exception or overflow exception caused by division of the negative maximum value (H'80000000) by -1 .

Table 5.2 Timing of Exception Source Detection and Start of Exception Handling



When exception handling starts, the CPU operates as follows:

(1) Exception Handling Triggered by Reset

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 5.1.3, Exception Handling Vector Table, for more information. The vector base register (VBR) is then initialized to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the interrupt controller (INTC) is also initialized to 0. The program begins running from the PC address fetched from the exception handling vector table.

(2) Exception Handling Triggered by Address Errors, Register Bank Errors, Interrupts, and Instructions

SR and PC are saved to the stack indicated by R15. In the case of interrupt exception handling other than NMI or user breaks with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved to the register banks. In the case of exception handling due to an address error, register bank error, NMI interrupt, user break interrupt, or instruction, saving to a register bank is not performed. When saving is performed to all register banks, automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exception will be generated. In the case of interrupt exception handling, the interrupt priority level is written to the I3 to I0 bits in SR. In the case of exception handling due to an address error or instruction, the I3 to I0 bits are not affected. The exception service routine start address is then fetched from the exception handling vector table and the program begins running from that address.

5.1.3 Exception Handling Vector Table

Before exception handling begins running, the exception handling vector table must be set in memory. The exception handling vector table stores the start addresses of exception service routines. (The reset exception handling table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets, from which the vector table addresses are calculated. During exception handling, the start addresses of the exception service routines are fetched from the exception handling vector table, which is indicated by this vector table address.

Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows how vector table addresses are calculated.

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset	PC	0	H'00000000 to H'00000003
	SP	1	H'00000004 to H'00000007
Manual reset	PC	2	H'0000008 to H'000000B
	SP	3	H'0000000C to H'0000000F
General illegal instruc	tion	4	H'00000010 to H'00000013
(Reserved by system)		5	H'00000014 to H'00000017
Slot illegal instruction		6	H'00000018 to H'0000001B
(Reserved by system)		7	H'0000001C to H'0000001F
		8	H'0000020 to H'0000023
CPU address error		9	H'0000024 to H'0000027
DMAC address error		10	H'0000028 to H'000002B
Interrupts	NMI	11	H'000002C to H'000002F
	User break	12	H'0000030 to H'0000033
FPU exception		13	H'00000034 to H'00000037
H-UDI		14	H'00000038 to H'0000003B
Bank overflow		15	H'000003C to H'000003F
Bank underflow		16	H'00000040 to H'00000043

Table 5.3 Exception Handling Vector Table



Exception Sources	Vector Numbers	Vector Table Address Offset
Integer division exception (division by zero)	17	H'00000044 to H'00000047
Integer division exception (overflow)	18	H'00000048 to H'0000004B
(Reserved by system)	19	H'0000004C to H'0000004F
	:	:
	31	H'0000007C to H'0000007F
Trap instruction (user vector)	32	H'0000080 to H'0000083
	:	:
	63	H'000000FC to H'000000FF
External interrupts (IRQ),	64	H'00000100 to H'00000103
on-chip peripheral module interrupts*	:	:
	511	H'000007FC to H'000007FF
Note: * The vector numbers and ve	ector table add	dress offsets for each external interrupt and on-

Note: * The vector numbers and vector table address offsets for each external interrupt and onchip peripheral module interrupt are given in table 6.4 in section 6, Interrupt Controller (INTC).

Table 5.4 Calculating Exception Handling Vector Table Addresses

Exception Source	Vector Table Address Calculation
Resets	Vector table address = (vector table address offset) = (vector number) × 4
Address errors, register bank errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4

Notes: 1. Vector table address offset: See table 5.3.

2. Vector number: See table 5.3.

5.2 Resets

Input/Output Pins 5.2.1

Table 5.5 shows the reset-related pin configuration.

Table 5.5 **Pin Configuration**

Pin Name	Symbol	I/O	Function
Power-on reset	RES	Input	When this pin is driven low, this LSI shifts to the power- on reset processing

5.2.2 **Types of Reset**

A reset is the highest-priority exception handling source. There are two kinds of reset, power-on and manual. As shown in table 5.6, the CPU state is initialized in both a power-on reset and a manual reset. The FPU state is initialized by a power-on reset, but not by a manual reset. On-chip peripheral module registers are initialized by a power-on reset, but not by a manual reset.

	Conditions for Transition to Reset State				Internal States		
Туре	RES	H-UDI Command	MRES	WDT Overflow	CPU	On-Chip Peripheral Modules, I/O Port	WRCSR of WDT, FRQCR of CPG
Power-on	Low	_		_	Initialized	Initialized	Initialized
reset	High	H-UDI reset assert command is set	_	_	Initialized Initialized	Initialized	Initialized
	High	Command other than H-UDI reset assert is set	_	Power-on reset	Initialized	Initialized	Not initialized
Manual reset	High	Command other than H-UDI reset assert is set	Low	_	Initialized	Not initialized*	Not initialized
	High	Command other than H-UDI reset assert is set	High	Manual reset	Initialized	Not initialized*	Not initialized
Note: *	The	BN bit in IBNB of t		is initialized	4		

Table 5.6 **Reset States**

note



5.2.3 Power-On Reset

(1) Power-On Reset by Means of $\overline{\text{RES}}$ Pin

When the $\overline{\text{RES}}$ pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the $\overline{\text{RES}}$ pin should be kept at the low level for the duration of the oscillation settling time at power-on or when in software standby mode (when the clock is halted), or at least 20-tcyc (unfixed) when the clock is running. In the power-on reset state, the internal state of the CPU and all the on-chip peripheral module registers are initialized. See appendix A, Pin States, for the status of individual pins during the power-on reset state.

In the power-on reset state, power-on reset exception handling starts when the $\overline{\text{RES}}$ pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

(2) Power-On Reset by Means of H-UDI Reset Assert Command

When the H-UDI reset assert command is set, this LSI enters the power-on reset state. Power-on reset by means of an H-UDI reset assert command is equivalent to power-on reset by means of the $\overline{\text{RES}}$ pin. Setting the H-UDI reset negate command cancels the power-on reset state. The time required between an H-UDI reset assert command and H-UDI reset negate command is the same as the time to keep the $\overline{\text{RES}}$ pin low to initiate a power-on reset. In the power-on reset state generated by an H-UDI reset assert command, setting the H-UDI reset negate command starts power-on reset exception handling. The CPU operates in the same way as when a power-on reset was caused by the $\overline{\text{RES}}$ pin.

(3) Power-On Reset Initiated by WDT

When a setting is made for a power-on reset to be generated in the WDT's watchdog timer mode, and WTCNT of the WDT overflows, this LSI enters the power-on reset state.

In this case, WRCSR of the WDT and FRQCR of the CPG are not initialized by the reset signal generated by the WDT.

If a reset caused by the $\overline{\text{RES}}$ pin or the H-UDI reset assert command occurs simultaneously with a reset caused by WDT overflow, the reset caused by the $\overline{\text{RES}}$ pin or the H-UDI reset assert command has priority, and the WOVF bit in WRCSR is cleared to 0. When power-on reset exception processing is started by the WDT, the CPU operates in the same way as when a power-on reset was caused by the $\overline{\text{RES}}$ pin.



5.2.4 Manual Reset

(1) Manual Reset by Means of WDT

When a manual reset is set to occur in the WDT's watchdog timer mode, if the WDT's WTCNT overflows, the manual reset state is established. In the manual reset state, the internal state of the CPU is initialized, but the registers in on-chip peripheral modules are not initialized.

When manual reset exception handling is started, the CPU operates as follows.

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

When a manual reset is generated, the bus cycle is retained, but if a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be deferred until the CPU acquires the bus. However, if the interval from generation of the manual reset until the end of the bus cycle is equal to or longer than the fixed internal manual reset interval cycles, the internal manual reset source is ignored instead of being deferred, and manual reset exception handling is not executed. The FPU and other modules are not initialized.

5.3 Address Errors

5.3.1 Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 5.7.

Table 5.7 Bus Cycles and Address Errors

Bus	Cycle		
Туре	Bus Master	Bus Cycle Description	Address Errors
Instruction fetch	CPU	Instruction fetched from even address	None (normal)
		Instruction fetched from odd address	Address error occurs
		Instruction fetched from other than on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	None (normal)
		Instruction fetched from on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	Address error occurs
Data	CPU or DMAC	Word data accessed from even address	None (normal)
read/write		Word data accessed from odd address	Address error occurs
		Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a long-word boundary	Address error occurs
		Byte or word data accessed in on-chip peripheral module space*	None (normal)
		Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)
		Longword data accessed in 8-bit on-chip peripheral module space*	None (normal)

Note: * See section 7, Bus State Controller (BSC), for details of the on-chip peripheral module space and on-chip RAM space.



5.3.2 Address Error Exception Handling

When an address error occurs, the bus cycle in which the address error occurred ends.* When the executing instruction then finishes, address error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the address error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved on the stack.
- 3. The program counter (PC) is saved on the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.
- Note: This sequence only applies to address errors in the reading and writing of data. In case of an address error due to instruction fetching, if the bus cycle in which the address error occurred is not completed by the end of step 3 above, address-error exception handling by the CPU is restarted. This continues until the bus cycle is complete.
5.4 Register Bank Errors

5.4.1 Register Bank Error Sources

(1) Bank Overflow

In the state where saving has already been performed to all register bank areas, bank overflow occurs when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is set to 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.

(2) Bank Underflow

Bank underflow occurs when an attempt is made to execute a RESBANK instruction while saving has not been performed to register banks.

5.4.2 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a bank overflow, and the start address of the executed RESBANK instruction for a bank underflow.

To prevent multiple interrupts from occurring at a bank overflow, the interrupt priority level that caused the bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).

4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.



5.5 Interrupts

5.5.1 Interrupt Sources

Table 5.8 shows the sources that start up interrupt exception handling. These are divided into NMI, user breaks, H-UDI, IRQ, PINT, and on-chip peripheral modules.

Table 5.8	Interrupt Sources
-----------	-------------------

Туре	Request Source	Number of Sources
NMI	NMI pin (external input)	1
User break	User break controller (UBC)	1
H-UDI	High-performance user debugging interface (H-UDI)	1
IRQ	IRQ0 to IRQ7 pins (external input)	8
On-chip peripheral module	Direct memory access controller (DMAC)	16
	Ethernet controller (EtherC)	1
	Compare match timer (CMT)	2
	Bus state controller (BSC)	1
	Watchdog timer (WDT)	1
	Encryption/decryption and forward error correction core conjunction DMAC (A-DMAC)	7
	Stream interface (STIF)	2
	Host interface (HIF)	2
	Serial sound interface_0 (SSI_0)	1
	Serial sound interface_1 (SSI_1)	1
	SD host interface (SDHI)	3
	USB2.0 host/function module (USB)	1
	I ² C bus interface 3 (IIC3)	5
	Serial communication interface with FIFO (SCIF)	16

Each interrupt source is allocated a different vector number and vector table offset. See table 6.4 in section 6, Interrupt Controller (INTC), for more information on vector numbers and vector table address offsets.

5.5.2 Interrupt Priority Level

The interrupt priority order is predetermined. When multiple interrupts occur simultaneously (overlap), the interrupt controller (INTC) determines their relative priorities and starts processing according to the results.

The priority order of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The user break interrupt and H-UDI interrupt priority level is 15. Priority levels of IRQ interrupts, and on-chip peripheral module interrupts can be set freely using the interrupt priority registers 01, 02, and 06 to 16 (IPR01, IPR02, and IPR06 to IPR16) of the INTC as shown in table 5.9. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 6.3.1, Interrupt Priority Registers 01, 02, 06 to 16 (IPR01, IPR02, IPR06 to IPR16), for details of IPR01, IPR02, and IPR05 to IPR14.

Туре	Priority Level	Comment					
NMI	16	Fixed priority level. Cannot be masked.					
User break	15	Fixed priority level.					
H-UDI	15	Fixed priority level.					
IRQ	0 to 15	Set with interrupt priority registers 01, 02, and 05					
On-chip peripheral module	_	to 14 (IPR01, IPR02, and IPR05 to IPR14).					

Table 5.9 Interrupt Priority Order



5.5.3 Interrupt Exception Handling

When an interrupt occurs, its priority level is ascertained by the interrupt controller (INTC). NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, interrupt exception handling begins. In interrupt exception handling, the CPU fetches the exception service routine start address which corresponds to the accepted interrupt from the exception handling vector table, and saves SR and the program counter (PC) to the stack. In the case of interrupt exception handling other than NMI or user breaks with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved in the register banks. In the case of exception handling due to an address error, NMI interrupt, user break interrupt, or instruction, saving is not performed to the register banks. If saving has been performed to all register banks (0 to 14), automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 1), register bank overflow exception occurs. Next, the priority level value of the accepted interrupt is written to the I3 to I0 bits in SR. For NMI, however, the priority level is 16, but the value set in the I3 to I0 bits is H'F (level 15). Then, after jumping to the start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch. See section 6.6, Operation, for further details of interrupt exception handling.

5.6 Exceptions Triggered by Instructions

5.6.1 Types of Exceptions Triggered by Instructions

Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal instructions, and integer division exceptions, as shown in table 5.10.

Туре	Source Instruction	Comment				
Trap instruction	TRAPA					
Slot illegal instructions	Undefined code placed immediately after a delayed branch instruction (delay slot)	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF				
	(including the FPU instruction and FPU-related CPU instruction in FPU module standby mode), instructions that rowrite the PC	Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N				
	32-bit instructions, RESBANK instruction, DIVS instruction, and DIVU instruction	32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.				
General illegal instructions	Undefined code anywhere besides in a delay slot (including the FPU instruction and FPU- related CPU instruction in FPU module standby mode)					
Integer division exceptions	Division by zero	DIVU, DIVS				
	Negative maximum value ÷ (-1)	DIVS				
Floating-point operation instruction	Instructions that will cause Invalid Operation Exception or Divide by Zero Exception defined in the IEEE754 standard, and instructions that may cause Overflow Exception, Underflow Exception, or Incorrectness Exception	FADD, FSUB, FMUL, FDIV, FMAC, FCMP/EQ, FCMP/GT, FLOAT, FTRC,FCNVDS, FCNVSD, FSQRT				

 Table 5.10
 Types of Exceptions Triggered by Instructions



5.6.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the vector number specified in the TRAPA instruction is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.6.3 Slot Illegal Instructions

An instruction placed immediately after a delayed branch instruction is said to be placed in a delay slot. When the instruction placed in the delay slot is an undefined code (including an FPU instruction or FPU-related CPU instruction in FPU module standby mode), an instruction that rewrites the PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot illegal exception handling starts if such kind of instruction and FPU-related CPU instruction are handled as an undefined code; when such an instruction is placed in the delay slot, slot illegal exception handling starts if the instruction is decoded. The CPU operates as follows:

- 1. The exception service routine start address is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the delayed branch instruction immediately before the undefined code, the instruction that rewrites the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

5.6.4 General Illegal Instructions

When an undefined code (including an FPU instruction or FPU-related CPU instruction in FPU module standby mode) placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. When the FPU is in the module standby state, the floating-point operation instruction and FPU-related CPU

instruction are handled as an undefined code; when such an instruction is placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot), general illegal instruction exception handling starts if the instruction is decoded.

The CPU handles general illegal instruction exception in the same way as slot illegal instruction exception. Unlike processing of slot illegal instruction exception, however, the program counter value stored is the start address of the undefined code.

5.6.5 Integer Division Instructions

When an integer division instruction performs division by zero or the result of integer division overflows, integer division instruction exception handling starts. The instructions that may become the source of division-by-zero exception are DIVU and DIVS. The only source instruction of overflow exception is DIVS, and overflow exception occurs only when the negative maximum value is divided by -1. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the integer division instruction exception that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the integer division instruction at which the exception occurred.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.



5.6.6 Floating-Point Operation Instruction

In the floating-point status/control register (FPSCR), FPU exception occurs if the V, Z, O, U, or I bit in the FPU exception enable field (Enable) is set. This indicates that a floating-point operation instruction has caused any of the exceptions defined in the IEEE754 standard: invalid operation exception, overflow exception (likely instruction), underflow exception (likely instruction), or incorrectness exception (likely instruction).

The following floating-point operation instructions may become exception sources:

FADD, FSUB, FMUL, FDIV, FMAC, FCMP/EQ, FCMP/GT, FLOAT, FTRC, FCNVDS, FCNVSD, FSQRT

An FPU exception occurs only when the corresponding enable bit is set. When the FPU detects an exception source, the FPU discontinues its operation and notifies the CPU of the occurrence of an exception. When exception handling is started, the CPU operates as follows:

- 1. The start address of the exception service routine corresponding to the FPU exception that has occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved in the stack.
- 3. The program counter (PC) is saved in the stack. The start address of the instruction following the instruction executed last is the value to be saved in the PC.
- 4. To start executing the program, a jump occurs to the start address of the exception service routine fetched from the exception handling vector table. This jump is not a delayed branch.

The FPU exception flag filed (Flag) in the FPSCR is always updated irrespective of whether it is capable of accepting FPU exceptions and remains set until it is cleared explicitly by an instruction from the user. The FPU exception source field (Cause) in the FPSCR changes each time an FPU instruction is executed.

When the FPU exception enable field (Enable) in the FPSCR is set and when the QIS bit in the FPSCR is set, FPU exception starts if qNaN or $\pm \infty$ is entered into the source of the floating-point operation instruction.



5.7 When Exception Sources Are Not Accepted

When an address error, FPU exception, register bank error (overflow), or interrupt is generated immediately after a delayed branch instruction, it is sometimes not accepted immediately but stored instead, as shown in table 5.11. When this happens, it will be accepted when an instruction that can accept the exception is decoded.

Table 5.11 Exception Source Generation Immediately after Delayed Branch Instruction

		Exception Source								
Point of Occurrence	Address Error	FPU exception	Register Bank Error (Overflow)	Interrupt						
Immediately after a delayed branch instruction*	Not accepted	Not accepted	Not accepted	Not accepted						
Note: * Delayed branch	instructions [.] .IMP	JSB BBA BSF	B BTS BTE BE/S	BT/S_BSBE						

Note: * Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BS BRAF



5.8 Stack Status after Exception Handling Ends

The status of the stack after exception handling ends is as shown in table 5.12.

Table 5.12 Stack Status After Exception Handling Ends







5.9 Usage Notes

5.9.1 Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

5.9.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

5.9.3 Address Errors Caused by Stacking of Address Error Exception Handling

When the stack pointer is not a multiple of four, an address error will occur during stacking of the exception handling (interrupts, etc.) and address error exception handling will start up as soon as the first exception handling is ended. Address errors will then also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the address error exception service routine and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the SP is decremented by 4 for both, so the value of SP will not be a multiple of four after the stacking either. The address value output during stacking is the SP value, so the address where the error occurred is itself output. This means the write data stacked will be undefined.

Section 6 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU. The INTC registers set the order of priority of each interrupt, allowing the user to process interrupt requests according to the user-set priority.

6.1 Features

• 16 levels of interrupt priority can be set

By setting the nine interrupt priority registers, the priorities of IRQ interrupts, and on-chip peripheral module interrupts can be selected from 16 levels for request sources.

• NMI noise canceler function

An NMI input-level bit indicates the NMI pin state. By reading this bit in the interrupt exception service routine, the pin state can be checked, enabling it to be used as the noise canceler function.

Register banks

This LSI has register banks that enable register saving and restoration required in the interrupt processing to be performed at high speed.



Figure 6.1 shows a block diagram of the INTC.





RENESAS

6.2 Input/Output Pins

Table 6.1 shows the pin configuration of the INTC.

Table 6.1Pin Configuration

Pin Name	Symbol	I/O	Function
Nonmaskable interrupt input pin	NMI	Input	Input of nonmaskable interrupt request signal
Interrupt request input pins	IRQ7 to IRQ0	Input	Input of maskable interrupt request signals



6.3 **Register Descriptions**

The INTC has the following registers. These registers are used to set the interrupt priorities and control detection of the external interrupt input signal.

Table 6.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Interrupt control register 0	ICR0	R/W	*1	H'FFFE0800	16, 32
Interrupt control register 1	ICR1	R/W	H'0000	H'FFFE0802	16, 32
IRQ interrupt request register	IRQRR	R/(W)* ²	H'0000	H'FFFE0806	16, 32
Bank control register	IBCR	R/W	H'0000	H'FFFE080C	16, 32
Bank number register	IBNR	R/W	H'0000	H'FFFE080E	16, 32
Interrupt priority register 01	IPR01	R/W	H'0000	H'FFFE0818	16, 32
Interrupt priority register 02	IPR02	R/W	H'0000	H'FFFE081A	16, 32
Interrupt priority register 06	IPR06	R/W	H'0000	H'FFFE0C00	16, 32
Interrupt priority register 07	IPR07	R/W	H'0000	H'FFFE0C02	16, 32
Interrupt priority register 08	IPR08	R/W	H'0000	H'FFFE0C04	16, 32
Interrupt priority register 09	IPR09	R/W	H'0000	H'FFFE0C06	16, 32
Interrupt priority register 10	IPR10	R/W	H'0000	H'FFFE0C08	16, 32
Interrupt priority register 11	IPR11	R/W	H'0000	H'FFFE0C0A	16, 32
Interrupt priority register 12	IPR12	R/W	H'0000	H'FFFE0C0C	16, 32
Interrupt priority register 13	IPR13	R/W	H'0000	H'FFFE0C0E	16, 32
Interrupt priority register 14	IPR14	R/W	H'0000	H'FFFE0C10	16, 32
Interrupt priority register 15	IPR15	R/W	H'0000	H'FFFE0C12	16, 32
Interrupt priority register 16	IPR16	R/W	H'0000	H'FFFE0C14	16, 32

Notes: 1. When the NMI pin is high, becomes H'8000; when low, becomes H'0000.

2. Only 0 can be written after reading 1, to clear the flag.

6.3.1 Interrupt Priority Registers 01, 02, 06 to 16 (IPR01, IPR02, IPR06 to IPR16)

IPR01, IPR02, and IPR06 to IPR16 are 16-bit readable/writable registers in which priority levels from 0 to 15 are set for IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts. Table 6.3 shows the correspondence between the interrupt request sources and the bits in IPR01, IPR02, and IPR06 to IPR16.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Table 6.3	Interrupt Re	uest Sources	and IPR01.	IPR02.	and IPR06	to IPR16

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 01	IRQ0	IRQ1	IRQ2	IRQ3
Interrupt priority register 02	IRQ4	IRQ5	IRQ6	IRQ7
Interrupt priority register 06	DMAC0	DMAC1	DMAC2	DMAC3
Interrupt priority register 07	DMAC4	DMAC5	DMAC6	DMAC7
Interrupt priority register 08	USB	Reserved	CMT0	CMT1
Interrupt priority register 09	BSC	WDT	HIF0	HIF1
Interrupt priority register 10	ADM1I	C[0]I	C[1]I	Reserved
Interrupt priority register 11	Reserved	Reserved	FECI	Reserved
Interrupt priority register 12	ETC	IIC3	Reserved	STIF0
Interrupt priority register 13	STIF1	SCIF0	SCIF1	SCIF2
Interrupt priority register 14	Reserved	Reserved	Reserved	SSI0

RENESAS

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 15	SSI1	Reserved	Reserved	Reserved
Interrupt priority register 16	Reserved	SDHI	Reserved	Reserved

As shown in table 6.3, by setting the 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, and bits 3 to 0) with values from H'0 (0000) to H'F (1111), the priority of each corresponding interrupt is set. Setting of H'0 means priority level 0 (the lowest level) and H'F means priority level 15 (the highest level).

IPR01, IPR02, and IPR06 to IPR16 are initialized to H'0000 by a power-on reset.



6.3.2 Interrupt Control Register 0 (ICR0)

ICR0 is a 16-bit register that sets the input signal detection mode for the external interrupt input pin NMI, and indicates the input level at the NMI pin. ICR0 is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NMIL	-	-	-	-	-	-	NMIE	-	-	-	-	-	-	-	-
Initial value:	*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R

Note: * 1 when the NMI pin is high, and 0 when the NMI pin is low.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	NMIL	*	R	NMI Input Level
				Sets the level of the signal input at the NMI pin. The NMI pin level can be obtained by reading this bit. This bit cannot be modified.
				0: Low level is input to NMI pin
				1: High level is input to NMI pin
14 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the falling or rising edge of the interrupt request signal on the NMI pin is detected.
				0: Interrupt request is detected on falling edge of NMI input
				1: Interrupt request is detected on rising edge of NMI input
7 to 0	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



6.3.3 Interrupt Control Register 1 (ICR1)

ICR1 is a 16-bit register that specifies the detection mode for external interrupt input pins IRQ7 to IRQ0 individually: low level, falling edge, rising edge, or both edges. ICR1 is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
15	IRQ71S	0	R/W	IRQ Sense Select
14	IRQ70S	0	R/W	These bits select whether interrupt signals
13	IRQ61S	0	R/W	corresponding to pins IRQ7 to IRQ0 are detected by a low level, falling edge, rising edge, or both edges
12	IRQ60S	0	R/W	00: Interrupt request is detected on low level of IRQn
11	IRQ51S	0	R/W	input
10	IRQ50S	0	R/W	01: Interrupt request is detected on falling edge of IRQn
9	IRQ41S	0	R/W	- input
8	IRQ40S	0	R/W	10: Interrupt request is detected on rising edge of IRQn input
7	IRQ31S	0	R/W	11: Interrupt request is detected on both edges of IBOn
6	IRQ30S	0	R/W	input
5	IRQ21S	0	R/W	_
4	IRQ20S	0	R/W	_
3	IRQ11S	0	R/W	_
2	IRQ10S	0	R/W	_
1	IRQ01S	0	R/W	_
0	IRQ00S	0	R/W	

[Legend]

n = 7 to 0

6.3.4 IRQ Interrupt Request Register (IRQRR)

IRQRR is a 16-bit register that indicates interrupt requests from external input pins IRQ7 to IRQ0. If edge detection is set for the IRQ7 to IRQ0 interrupts, writing 0 to the IRQ7F to IRQ0F bits after reading IRQ7F to IRQ0F = 1 cancels the retained interrupts.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	[*] R/(W)*	R/(W)	^k R/(W) [;]	R/(W)

IRQRR is initialized by a power-on reset.

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7F	0	R/(W)*	IRQ Interrupt Request
6	IRQ6F	0	R/(W)*	These bits indicate the status of the IRQ7 to IRQ0
5	IRQ5F	0	R/(W)*	l evel detection:
4	IRQ4F	0	R/(W)*	0: IRQn interrupt request has not occurred
3	IRQ3F	0	R/(W)*	[Clearing condition]
2	IRQ2F	0	R/(W)*	IRQn input is high
1	IRQ1F	0	R/(W)*	1: IRQn interrupt has occurred
0	IRQ0F	0	R/(W)*	 [Setting condition] IRQn input is low Edge detection: 0: IRQn interrupt request is not detected [Clearing conditions] Cleared by reading IRQnF while IRQnF = 1, then writing 0 to IRQnF Cleared by executing IRQn interrupt exception handling 1: IRQn interrupt request is detected [Setting condition] Edge corresponding to IRQn1S or IRQn0S of ICR1 has occurred at IRQn pin

[Legend] n = 7 to 0

Bank Control Register (IBCR) 6.3.5

IBCR is a 16-bit register that enables or disables use of register banks for each interrupt priority level. IBCR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R														

		Initial		
Bit	Bit Name	Value	R/W	Description
15	E15	0	R/W	Enable
14	E14	0	R/W	These bits enable or disable use of register banks for
13	E13	0	R/W	interrupt priority levels 15 to 1. However, use of register banks is always disabled for the user break interrupts
12	E12	0	R/W	0: Use of register banks is disabled
11	E11	0	R/W	1: Use of register banks is enabled
10	E10	0	R/W	
9	E9	0	R/W	-
8	E8	0	R/W	_
7	E7	0	R/W	-
6	E6	0	R/W	_
5	E5	0	R/W	_
4	E4	0	R/W	_
3	E3	0	R/W	_
2	E2	0	R/W	_
1	E1	0	R/W	_
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



6.3.6 Bank Number Register (IBNR)

IBNR is a 16-bit register that enables or disables use of register banks and register bank overflow exception. IBNR also indicates the bank number to which saving is performed next through the bits BN3 to BN0.

IBNR is initialized to H'0000 by a power-on reset.

В	it: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BE[1:0]	BOVE	-	-	-	-	-	-	-	-	-		BN	3:0]	
Initial valu	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/V	v: R/W	R/W	R/W	К	К	К	К	К	К	К	К	К	К	К	К	К
			Initial													
Bit	Bit Na	me	Value	R/	N	Descr	iptio	n								
15, 14	BE[1:0]	00	R/	Ν	Regist	er Ba	nk En	able							
						These	bits e	enable	or di	sable	use o	f regis	ster ba	anks.		
						00: Us set	e of r tting o	egiste of IBC	r banl R is ig	ks is o Inored	disable d.	ed for	all int	errupt	s. The	Э
						01: Us NN	e of r /II and	egiste d user	r banl break	ks is e . The	enable settir	ed for ig of I	all inte BCR i	errupt s igno	s exce ored.	əpt
						10: Re	serve	ed (set	tting p	rohibi	ited)					
						11: Us	e of r	egiste	r banl	ks is c	contro	lled by	y the s	setting	g of IE	SCR.
13	BOVE		0	R/	N	Regist	er Ba	nk Ov	erflow	/ Enal	ble					
						Enable	es of	disable	es reg	ister I	bank o	overflo	ow exe	ceptio	n.	
						0: Ger	neratio	on of r	egiste	r ban	k ove	rflow e	excep	tion is	disat	bled
						1: Ger	neratio	on of r	egiste	r ban	k ove	rflow e	excep	tion is	enab	led
12 to 4	_		All 0	R		Reser	ved									
						These always	bits a s be C	are alv).	vays r	ead a	s 0. T	he wr	ite val	lue sh	ould	
3 to 0	BN[3:0]	0000	R		Bank I	Numb	er								
						These perforr accept by the decrer from re bank is	bits i med r ted, s se bit mente egiste s perf	ndicat next. V aving s, and ed by 1 er bank formed	e the Vhen a is per BN is BN is due () inst	bank an inte forme incre to exe ructio	numb errupt ed to tl ement ecution n, res	er to v using ne reg ed by n of a toratio	which regis jister t 1. Aft RESE on fror	savin ster ba bank i er BN BANK m the	g is inks is ndica is (resto regist	s ted ore er

6.4 Interrupt Sources

There are five types of interrupt sources: NMI, user break, H-UDI, IRQ, and on-chip peripheral modules. Each interrupt has a priority level (0 to 16), with 0 the lowest and 16 the highest. When set to level 0, that interrupt is masked at all times.

6.4.1 NMI Interrupt

The NMI interrupt has a priority level of 16 and is accepted at all times. NMI interrupt requests are edge-detected, and the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) selects whether the rising edge or falling edge is detected.

Though the priority level of the NMI interrupt is 16, the NMI interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15.

6.4.2 User Break Interrupt

A user break interrupt which occurs when a break condition set in the user break controller (UBC) matches has a priority level of 15. The user break interrupt exception handling sets the I3 to I0 bits in SR to level 15. For user break interrupts, see section 25, User Break Controller (UBC).

6.4.3 H-UDI Interrupt

The high-performance user debugging interface (H-UDI) interrupt has a priority level of 15, and occurs at serial input of an H-UDI interrupt instruction. H-UDI interrupt requests are edge-detected and retained until they are accepted. The H-UDI interrupt exception handling sets the I3 to I0 bits in SR to level 15. For H-UDI interrupts, see section 26, High-Performance User Debugging Interface (H-UDI).



6.4.4 IRQ Interrupts

IRQ interrupts are input from pins IRQ7 to IRQ0. For the IRQ interrupts, low-level, falling-edge, rising-edge, or both-edge detection can be selected individually for each pin by the IRQ sense select bits (IRQ71S to IRQ01S and IRQ70S to IRQ00S) in interrupt control register 1 (ICR1). The priority level can be set individually in a range from 0 to 15 for each pin by interrupt priority registers 01 and 02 (IPR01 and IPR02).

When using low-level sensing for IRQ interrupts, an interrupt request signal is sent to the INTC while the IRQ7 to IRQ0 pins are low. An interrupt request signal is stopped being sent to the INTC when the IRQ7 to IRQ0 pins are driven high. The status of the interrupt requests can be checked by reading the IRQ interrupt request bits (IRQ7F to IRQ0F) in the IRQ interrupt request register (IRQRR).

When using edge-sensing for IRQ interrupts, an interrupt request is detected due to change of the IRQ7 to IRQ0 pin states, and an interrupt request signal is sent to the INTC. The result of IRQ interrupt request detection is retained until that interrupt request is accepted. Whether IRQ interrupt requests have been detected or not can be checked by reading the IRQ7F to IRQ0F bits in IRQRR. Writing 0 to these bits after reading them as 1 clears the result of IRQ interrupt request detection.

The IRQ interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted IRQ interrupt.

When returning from IRQ interrupt exception service routine, execute the RTE instruction after confirming that the interrupt request has been cleared by the IRQ interrupt request register (IRQRR) so as not to accidentally receive the interrupt request again.

6.4.5 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are generated by the following on-chip peripheral modules:

- Direct memory access controller (DMAC)
- Ethernet controller (EtherC)
- Compare match timer (CMT)
- Bus state controller (BSC)
- Watchdog timer (WDT)
- DMAC with encryption/decryption and forward error correction core (A-DMAC)
- Stream interface (STIF)
- Host interface (HIF)
- Serial sound interface (SSI)
- SD host interface (SDHI)
- USB2.0 host/function module (USB)
- I²C bus interface 3 (IIC3)
- Serial communication interface with FIFO (SCIF)

As every source is assigned a different interrupt vector, the source does not need to be identified in the exception service routine. A priority level in a range from 0 to 15 can be set for each module by interrupt priority registers 06 to 16 (IPR06 to IPR16). The on-chip peripheral module interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted on-chip peripheral module interrupt.



6.5 Interrupt Exception Handling Vector Table and Priority

Table 6.4 lists interrupt sources and their vector numbers, vector table address offsets, and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and vector table address offsets. In interrupt exception handling, the interrupt exception service routine start address is fetched from the vector table indicated by the vector table address. For details of calculation of the vector table address, see table 5.4, Calculating Exception Handling Vector Table Addresses, in section 5, Exception Handling.

The priorities of IRQ interrupts, and on-chip peripheral module interrupts can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers 01, 02, and 06 to 16 (IPR01, IPR02, and IPR06 to IPR16). However, if two or more interrupts specified by the same IPR among IPR06 to IPR16 occur, the priorities are defined as shown in the IPR setting unit internal priority of table 6.4, and the priorities cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts, and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priorities indicated in table 6.4.

		Interrup	t Vector			IPR	
Interrupt	t Source Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
NMI		11	H'0000002C to H'0000002F	16	_	_	High
User brea	ak	12	H'0000030 to H'0000033	15	_	_	-
H-UDI		14	H'00000038 to H'0000003B	15	_	_	-
IRQ	IRQ0	64	H'00000100 to H'00000103	0 to 15 (0)	IPR01 (15 to 12)	_	-
	IRQ1	65	H'00000104 to H'00000107	0 to 15 (0)	IPR01 (11 to 8)	_	-
	IRQ2	66	H'00000108 to H'0000010B	0 to 15 (0)	IPR01 (7 to 4)	_	-
	IRQ3	67	H'0000010C to H'0000010F	0 to 15 (0)	IPR01 (3 to 0)	_	-
	IRQ4	68	H'00000110 to H'00000113	0 to 15 (0)	IPR02 (15 to 12)	_	-
	IRQ5	69	H'00000114 to H'00000117	0 to 15 (0)	IPR02 (11 to 8)		-
	IRQ6	70	H'00000118 to H'0000011B	0 to 15 (0)	IPR02 (7 to 4)	_	-
	IRQ7	71	H'0000011C to H'0000011F	0 to 15 (0)	IPR02 (3 to 0)	_	-
DMAC0	DEI0	108	H'000001B0 to H'000001B3	0 to 15 (0)	IPR06 (15 to 12)	1	-
	HEI0	109	H'000001B4 to H'000001B7	-		2	
DMAC1	DEI1	112	H'000001C0 to H'000001C3	0 to 15 (0)	IPR06 (11 to 8)	1	-
	HEI1	113	H'000001C4 to H'000001C7			2	▼ Low

RENESAS

Table 6.4 Interrupt Exception Handling Vectors and Priorities

		Interrup	t Vector	_		IPR Cotting	
Interrupt	Source Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
DMAC2	DEI2	116	H'000001D0 to H'000001D3	0 to 15 (0)	IPR06 (7 to 4)	1	High
	HEI2	117	H'000001D4 to H'000001D7	-		2	
DMAC3	DEI3	120	H'000001E0 to H'000001E3	0 to 15 (0)	IPR06 (3 to 0)	1	-
	HEI3	121	H'000001E4 to H'000001E7	-		2	
DMAC4	DEI4	124	H'000001F0 to H'000001F3	0 to 15 (0)	IPR07 (15 to 12)	1	-
	HEI4	125	H'000001F4 to H'000001F7	-		2	
DMAC5	DEI5	128	H'00000200 to H'00000203	0 to 15 (0)	IPR07 (11 to 8)	1	-
	HEI5	129	H'00000204 to H'00000207	-		2	
DMAC6	DEI6	132	H'00000210 to H'00000213	0 to 15 (0)	IPR07 (7 to 4)	1	-
	HEI6	133	H'00000214 to H'00000217	-		2	
DMAC7	DEI7	136	H'00000220 to H'00000223	0 to 15 (0)	IPR07 (3 to 0)	1	
	HEI7	137	H'00000224 to H'00000227	-		2	
USB	USBI	140	H'00000230 to H'00000233	0 to 15 (0)	IPR08 (15 to 12)	—	-
CMT	CMI0	142	H'00000238 to H'0000023B	0 to 15 (0)	IPR08 (7 to 4)		-
	CMI1	143	H'0000023C to H'0000023F	0 to 15 (0)	IPR08 (3 to 0)	_	-
BSC	CMI	144	H'00000240 to H'00000243	0 to 15 (0)	IPR09 (15 to 12)	_	-
WDT	ITI	145	H'00000244 to H'00000247	0 to 15 (0)	IPR09 (11 to 8)	_	↓ Low

RENESAS

		Interrup	t Vector	_		IPR	
Interrupt	Source Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
HIF	HIFI	146	H'00000248 to H'0000024B	0 to 15 (0)	IPR09 (7 to 4)	—	High
	HIFBI	150	H'00000258 to H'0000025B	0 to 15 (0)	IPR09 (3 to 0)		
A-DMAC	ADM1I	153	H'00000264 to H'00000267	0 to 15 (0)	IPR10 (15 to 12)		-
	C[0]I	155	H'0000026C to H'0000026F	0 to 15 (0)	IPR10 (11 to 8)		-
	C[1]I	157	H'00000274 to H'00000277	0 to 15 (0)	IPR10 (7 to 4)		-
	FECI	159	H'0000027C to H'0000027F	0 to 15 (0)	IPR11 (7 to 4)		-
ETC	EINT0	171	H'000002AC to H'000002AF	0 to 15 (0)	IPR12 (15 to 12)		-
IIC3-0	STPI0	172	H'000002B0 to H'000002B3	0 to 15 (0)	IPR12 (11 to 8)	1	-
	NAKIO	173	H'000002B4 to H'000002B7	-		2	
	RXIO	174	H'000002B8 to H'000002BB	-		3	
	TXIO	175	H'000002BC to H'000002BF	-		4	
	TEIO	176	H'000002C0 to H'000002C3	-		5	
STIF	STIO	182	H'000002D8 to H'000002DB	0 to 15 (0)	IPR12 (3 to 0)	_	-
	STI1	187	H'000002EC to H'000002EF	0 to 15 (0)	IPR13 (15 to 12)		- ↓ Low

Renesas

	Interrupt Vector			_		IPR	
Interrupt	Source Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
SCIF0	BRIO	192	H'00000300 to H'00000303	0 to 15 (0)	IPR13 (11 to 8)	1	High
	ERI0	193	H'00000304 to H'00000307	-		2	
	RXI0	194	H'00000308 to H'0000030B	-		3	
	TXIO	195	H'0000030C to H'0000030F	-		4	
SCIF1	BRI1	196	H'00000310 to H'00000313	0 to 15 (0)	IPR13 (7 to 4)	1	-
	ERI1	197	H'00000314 to H'00000317	-		2	
	RXI1	198	H'00000318 to H'0000031B	-		3	
	TXI1	199	H'0000031C to H'0000031F	-		4	
SCIF2	BRI2	200	H'00000320 to H'00000323	0 to 15 (0)	IPR13 (3 to 0)	1	-
	ERI2	201	H'00000324 to H'00000327	-		2	
	RXI2	202	H'00000328 to H'0000032B	-		3	
	TXI2	203	H'0000032C to H'0000032F	-		4	
SSI0	SSII0	214	H'00000358 to H'0000035B	0 to 15 (0)	IPR14 (3 to 0)	_	-
SSI1	SSII1	215	H'0000035C to H'0000035F	0 to 15 (0)	IPR15 (15 to 12)	_	-
SDIO	SDII3	228	H'00000390 to H'00000393	0 to 15 (0)	IPR16 (11 to 8)	1	-
	SDII0	229	H'00000394 to H'00000397	-		2	
	SDII1	230	H'00000398 to H'0000039B	-		3	▼ Low

RENESAS

6.6 Operation

6.6.1 Interrupt Operation Sequence

The sequence of interrupt operations is described below. Figure 6.2 shows the operation flow.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest-priority interrupt from the interrupt requests sent, following the priority levels set in interrupt priority registers 01, 02, and 06 to 16 (IPR01, IPR02, and IPR06 to IPR16). Lower priority interrupts are ignored*. If two of these interrupts have the same priority level or if multiple interrupts occur within a single IPR, the interrupt with the highest priority is selected, according to the default priority and IPR setting unit internal priority shown in table 6.4.
- 3. The priority level of the interrupt selected by the interrupt controller is compared with the interrupt level mask bits (I3 to I0) in the status register (SR) of the CPU. If the interrupt request priority level is equal to or less than the level set in bits I3 to I0, the interrupt request is ignored. If the interrupt request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 5. The CPU detects the interrupt request sent from the interrupt controller when the CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling (figure 6.4).
- 6. The interrupt exception service routine start address is fetched from the exception handling vector table corresponding to the accepted interrupt.
- 7. The status register (SR) is saved onto the stack, and the priority level of the accepted interrupt is copied to bits I3 to I0 in SR.
- 8. The program counter (PC) is saved onto the stack.
- 9. The CPU jumps to the fetched interrupt exception service routine start address and starts executing the program. The jump that occurs is not a delayed branch.
- 10. A high level is output from the $\overline{\text{IRQOUT}}$ pin. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just being accepted, the $\overline{\text{IRQOUT}}$ pin holds low level.



- Notes: The interrupt source flag should be cleared in the interrupt handler. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 6.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.
 - * Interrupt requests that are designated as edge-sensing are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ interrupt request register (IRQRR). For details, see section 6.4.4, IRQ Interrupts.

Interrupts held pending due to edge-sensing are cleared by a power-on reset.



Figure 6.2 Interrupt Operation Flow



6.6.2 Stack after Interrupt Exception Handling

Figure 6.3 shows the stack after interrupt exception handling.



Figure 6.3 Stack after Interrupt Exception Handling
6.7 Interrupt Response Time

Table 6.5 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction in the exception service routine begins. The interrupt processing operations differ in the cases when banking is disabled, when banking is enabled without register bank overflow, and when banking is enabled with register bank overflow. Figures 6.4 and 6.5 show examples of pipeline operation when banking is enabled. Figures 6.6 and 6.7 show examples of pipeline operation when banking is enabled without register bank overflow. Figures 6.8 and 6.9 show examples of pipeline operation when banking is enabled with register bank overflow.

					_				
Item			NMI	User Break	H-UDI	IRQ, PINT	Peripheral Module	Remarks	
Time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU		2 Icyc + 2 Bcyc + 1 Pcyc	3 lcyc	2 lcyc + 1 Pcyc	2 lcyc + 3 Bcyc + 1 Pcyc	2 lcyc + 1 Bcyc + 1 Pcyc			
Time from	No register	Min.	3 lcyc + m1 -	2 + m1 + m2			Min. is when the interrupt		
input of interrupt request signal to CPU until sequence	banking	Max.	4 lcyc + 2(m	1 + m2) + m3				wait time is zero. Max. is when a higher-priority interrupt request has occurred during interrupt exception handling.	
currently being executed is	Register	Min.	_		3 lcyc + m1	+ m2	Min. is when the interrupt		
executed is completed, interrupt exception handling starts, and first	banking without register bank overflow	Max.			12 lcyc + m	1 + m2	wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction.		
instruction in	Register	Min.	_		3 lcyc + m1	+ m2		Min. is when the interrupt	
interrupt exception service routine is fetched	banking with register bank overflow	Max.	_		3 lcyc + m1	+ m2 + 19(m4)		 wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction. 	

Table 6.5 Interrupt Response Time



				I				
Item			NMI	User Break	H-UDI	IRQ, PINT	Peripheral Module	Remarks
Interrupt response time	No register banking	Min.	5 lcyc + 2 Bcyc + 1 Pcyc + m1 + m2	6 lcyc + m1 + m2	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation* ¹ * ² : 0.040 to 0.110 μs
		Max.	6 lcyc + 2 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	7 lcyc + 2(m1 + m2) + m3	6 lcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 3 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 1 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	200-MHz operation ^{#1#2} : 0.060 to 0.130 μs
	Register banking without register	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation ^{*1} * ² : 0.040 to 0.110 μs
	bank overflow	Max.	_	_	14 lcyc + 1 Pcyc + m1 + m2	14 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	14 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation ^{*1} * ² : 0.085 to 0.155 μs
	Register banking with register bank overflow	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation $^{\ast^1 \ast^2}$: 0.040 to 0.110 μs
		Max.	_	_	5 lcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	200-MHz operation ^{*1} * ² : 0.135 to 0.205 μs

Notes: m1 to m4 are the number of states needed for the following memory accesses.

- m1: Vector address read (longword read)
- m2: SR save (longword write)
- m3: PC save (longword write)
- m4: Banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack.
- 1. In the case that m1 = m2 = m3 = m4 = 1 lcyc.
- 2. In the case that (I ϕ , B ϕ , P ϕ) = (200 MHz, 66 MHz, 33 MHz).



Figure 6.4 Example of Pipeline Operation when IRQ Interrupt is Accepted (No Register Banking)









Figure 6.6 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking without Register Bank Overflow)

RENESAS



Figure 6.7 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking without Register Bank Overflow)



Figure 6.8 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking with Register Bank Overflow)





Figure 6.9 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking with Register Bank Overflow)



6.8 Register Banks

This LSI has fifteen register banks used to perform register saving and restoration required in the interrupt processing at high speed. Figure 6.10 shows the register bank configuration.



Figure 6.10 Overview of Register Bank Configuration



6.8.1 Banked Register and Input/Output of Banks

(1) Banked Register

The contents of the general registers (R0 to R14), global base register (GBR), multiply and accumulate registers (MACH and MACL), and procedure register (PR), and the vector table address offset are banked.

(2) Input/Output of Banks

This LSI has fifteen register banks, bank 0 to bank 14. Register banks are stacked in first-in lastout (FILO) sequence. Saving takes place in order, beginning from bank 0, and restoration takes place in the reverse order, beginning from the last bank saved to.

6.8.2 Bank Save and Restore Operations

(1) Saving to Bank

Figure 6.11 shows register bank save operations. The following operations are performed when an interrupt for which usage of register banks is allowed is accepted by the CPU:

- a. Assume that the bank number bit value in the bank number register (IBNR), BN, is i before the interrupt is generated.
- b. The contents of registers R0 to R14, GBR, MACH, MACL, and PR, and the interrupt vector table address offset (VTO) of the accepted interrupt are saved in the bank indicated by BN, bank i.
- c. The BN value is incremented by 1.



Figure 6.11 Bank Save Operations

RENESAS

Figure 6.12 shows the timing for saving to a register bank. Saving to a register bank takes place between the start of interrupt exception handling and the start of fetching the first instruction in the interrupt exception service routine.



Figure 6.12 Bank Save Timing

(2) Restoration from Bank

The RESBANK (restore from register bank) instruction is used to restore data saved in a register bank. After restoring data from the register banks with the RESBANK instruction at the end of the interrupt exception service routine, execute the RTE instruction to return from interrupt exception service routine.



6.8.3 Save and Restore Operations after Saving to All Banks

If an interrupt occurs and usage of the register banks is enabled for the interrupt accepted by the CPU in a state where saving has been performed to all register banks, automatic saving to the stack is performed instead of register bank saving if the BOVE bit in the bank number register (IBNR) is cleared to 0. If the BOVE bit in IBNR is set to 1, register bank overflow exception occurs and data is not saved to the stack.

Save and restore operations when using the stack are as follows:

(1) Saving to Stack

- 1. The status register (SR) and program counter (PC) are saved to the stack during interrupt exception handling.
- 2. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are saved to the stack. The registers are saved to the stack in the order of MACL, MACH, GBR, PR, R14, R13, ..., R1, and R0.
- 3. The register bank overflow bit (BO) in SR is set to 1.
- 4. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

(2) Restoration from Stack

When the RESBANK (restore from register bank) instruction is executed with the register bank overflow bit (BO) in SR set to 1, the CPU operates as follows:

- 1. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack. The registers are restored from the stack in the order of R0, R1, ..., R13, R14, PR, GBR, MACH, and MACL.
- 2. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

6.8.4 Register Bank Exception

There are two register bank exceptions (register bank errors): register bank overflow and register bank underflow.

(1) Register Bank Overflow

This exception occurs if, after data has been saved to all of the register banks, an interrupt for which register bank use is allowed is accepted by the CPU, and the BOVE bit in the bank number register (IBNR) is set to 1. In this case, the bank number bit (BN) value in the bank number register (IBNR) remains set to the bank count of 15 and saving is not performed to the register bank.

(2) Register Bank Underflow

This exception occurs if the RESBANK (restore from register bank) instruction is executed when no data has been saved to the register banks. In this case, the values of R0 to R14, GBR, MACH, MACL, and PR do not change. In addition, the bank number bit (BN) value in the bank number register (IBNR) remains set to 0.

6.8.5 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. When this happens, the CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a register bank overflow, and the start address of the executed RESBANK instruction for a register bank underflow. To prevent multiple interrupts from occurring at a register bank overflow, the interrupt priority level that caused the register bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. Program execution starts from the exception service routine start address.



6.9 Data Transfer with Interrupt Request Signals

Interrupt request signals can be used to activate the DMAC and transfer data.

Interrupt sources that are designated to activate the DMAC are masked without being input to the INTC. The mask condition is as follows:

```
Mask condition = DME • (DE0 • interrupt source select 0 + DE1 • interrupt source select 1
+ DE2 • interrupt source select 2 + DE3 • interrupt source select 3 +
DE4 • interrupt source select 4 + DE5 • interrupt source select 5 + DE6
• interrupt source select 6 + DE7 • interrupt source select 7)
```

Figure 6.13 shows a block diagram of interrupt control.

Here, DME is bit 0 in DMAOR of the DMAC, and DEn (n = 0 to 7) is bit 0 in CHCR0 to CHCR7 of the DMAC. For details, see section 8, Direct Memory Access Controller (DMAC).



Figure 6.13 Interrupt Control Block Diagram

6.9.1 Handling Interrupt Request Signals as Sources for CPU Interrupt but Not DMAC Activating

- 1 Do not select DMAC activating sources or clear the DME bit to 0. If, DMAC activating sources are selected, clear the DE bit to 0 for the relevant channel of the DMAC.
- 2. When interrupts occur, interrupt requests are sent to the CPU.
- 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt exception service routine.

6.9.2 Handling Interrupt Request Signals as Sources for Activating DMAC but Not CPU Interrupt

- 1. Select DMAC activating sources and set both the DE and DME bits to 1. This masks CPU interrupt sources regardless of the interrupt priority register settings.
- 2. Activating sources are applied to the DMAC when interrupts occur.
- 3. The DMAC clears the interrupt sources when starting transfer.



6.10 Usage Note

6.10.1 Timing to Clear an Interrupt Source

The interrupt source flags should be cleared in the interrupt exception service routine. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 6.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.



Section 7 Bus State Controller (BSC)

The bus state controller (BSC) outputs control signals for various types of memory and external devices that are connected to the external address space. BSC functions enable this LSI to connect directly with SRAM, SDRAM, and other memory storage devices, and external devices.

7.1 Features

- 1. External address space
 - A maximum of 64 Mbytes for each of areas CS0 and CS3 to CS6.
 - Can specify the normal space interface, SRAM interface with byte selection, SDRAM, and PCMCIA interface for each address space.
 - Can select the data bus width (8, 16, or 32 bits) for each address space.
 - Controls insertion of wait cycles for each address space.
 - Controls insertion of wait cycles for each read access and write access.
 - Can set independent idle cycles during the continuous access for five cases: read-write (in same space/different spaces), read-read (in same space/different spaces), the first cycle is a write access.
- 2. Normal space interface
 - Supports the interface that can directly connect to the SRAM.
- 3. SDRAM interface
 - Can set the SDRAM in up to two areas.
 - Multiplex output for row address/column address.
 - Efficient access by single read/single write.
 - High-speed access in bank-active mode.
 - Supports an auto-refresh and self-refresh.
 - Supports power-down modes.
 - Issues MRS and EMRS commands.
- 4. PCMCIA direct interface
 - Supports the IC memory card and I/O card interface defined in JEIDA specifications Ver. 4.2 (PCMCIA2.1 Rev. 2.1).
 - Wait-cycle insertion controllable by program.
- 5. SRAM interface with byte selection
 - Can connect directly to a SRAM with byte selection.

- 6. Refresh function
 - Supports the auto-refresh and self-refresh functions.
 - Specifies the refresh interval using the refresh counter and clock selection.
 - Can execute concentrated refresh by specifying the refresh counts (1, 2, 4, 6, or 8).
- 7. Usage as interval timer for refresh counter
 - Generates an interrupt request at compare match.



Figure 7.1 shows a block diagram of the BSC.



7.2 Input/Output Pins

Table 7.1 shows the pin configuration of the BSC.

Table 7.1 Pin Configuration

Name	I/O	Function				
A25 to A0	Output	Address bus				
D31 to D0	I/O	Data bus				
BS	Output	Bus cycle start				
$\overline{\text{CS0}}, \overline{\text{CS3}}, \overline{\text{CS4}}$	Output	Chip select				
CS5/CE1A,	Output	Chip select				
CS6/CE1B		Function as PCMCIA card select signals for D7 to D0 when PCMCIA is used.				
CE2A, CE2B	Output	Function as PCMCIA card select signals for D15 to D8.				
RD/WR	Output	Read/write				
		Connects to \overline{WE} pins when SDRAM or SRAM with byte selection is connected.				
RD	Output	Read pulse signal (read data output enable signal)				
		Functions as a strobe signal for indicating memory read cycles when PCMCIA is used.				
WE3/DQMUU/	Output	Indicates that D31 to D24 are being written to.				
ICIOWR		Connected to the byte select signal when a SRAM with byte selection is connected.				
		Functions as the select signals for D31 to D24 when SDRAM is connected.				
		Functions as a strobe signal for indicating I/O write cycles when PCMCIA is used.				
WE2/DQMUL/	Output	Indicates that D23 to D16 are being written to.				
ICIORD		Connected to the byte select signal when a SRAM with byte selection is connected.				
		Functions as the select signals for D23 to D16 when SDRAM is connected.				
		Functions as a strobe signal for indicating I/O read cycles when PCMCIA is used.				

Name	I/O	Function
WE1/DQMLU/WE	Output	Indicates that D15 to D8 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D15 to D8 when SDRAM is connected.
		Functions as a strobe signal for indicating memory write cycles when PCMCIA is used.
WE0/DQMLL	Output	Indicates that D7 to D0 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D7 to D0 when SDRAM is connected.
RAS	Output	Connects to RAS pin when SDRAM is connected.
CAS	Output	Connects to CAS pin when SDRAM is connected.
CKE	Output	Connects to CKE pin when SDRAM is connected.
WAIT	Input	External wait input
IOIS16	Input	Indicates 16-bit I/O of PCMIA.
		Enabled only in little endian mode. The pin should be driven low in big endian mode.
MD_BW	Input	Selects bus width of area 0 and initial bus width of areas 3 to 6.



7.3 Area Overview

7.3.1 Address Map

In the architecture, this LSI has a 32-bit address space, which is divided into cache-enabled, cache-disabled, and on-chip spaces (on-chip RAM, on-chip peripheral modules, and reserved areas) according to the upper bits of the address.

External address spaces CS0, CS3 to CS6 are cache-enabled when internal address A29 = 0 or cache-disabled when A29 = 1.

The kind of memory to be connected and the data bus width are specified in each partial space. The address map for the external address space is listed below.

Internal Address	Space	Memory to be Connected	Cache
H'00000000 to H'03FFFFF	CS0	Normal space, SRAM with byte selection	Cache-enabled
H'04000000 to H'07FFFFF	Other	Reserved area	-
H'08000000 to H'0BFFFFF	Other	Reserved area	-
H'0C000000 to H'0FFFFFF	CS3	Normal space, SRAM with byte selection, SDRAM	-
H'10000000 to H'13FFFFFF	CS4	Normal space, SRAM with byte selection	-
H'14000000 to H'17FFFFFF	CS5	Normal space, SRAM with byte selection, PCMCIA	-
H'18000000 to H'1BFFFFFF	CS6	Normal space, SRAM with byte selection, PCMCIA	-
H'1C000000 to H'1FFFFFF	Other	Reserved area	-
H'20000000 to H'23FFFFF	CS0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	Cache-disabled
H'24000000 to H'27FFFFFF	Other	Reserved area	-
H'28000000 to H'2BFFFFF	Other	Reserved area	-
H'2C000000 to H'2FFFFFF	CS3	Normal space, SRAM with byte selection, SDRAM	-
H'30000000 to H'33FFFFFF	CS4	Normal space, SRAM with byte selection	-
H'34000000 to H'37FFFFF	CS5	Normal space, SRAM with byte selection, PCMCIA	-
H'38000000 to H'3BFFFFF	CS6	Normal space, SRAM with byte selection, PCMCIA	-
H'3C000000 to H'3FFFFFF	Other	Reserved area	-

Table 7.2Address Map

Internal Address	Space	Memory to be Connected	Cache
H'80000000 to H'FFFBFFFF	Other	On-chip RAM, reserved area*	—
H'FFFC0000 to H'FFFFFFF	Other	On-chip peripheral modules, reserved area*	—
Note: * For the on-chip	RAM sr	pace, access the addresses shown in section 2	7 On-Chin BAM

For the on-chip peripheral module space, access the addresses shown in section 28. List of Registers. Do not access addresses which are not described in these sections. Otherwise, the correct operation cannot be guaranteed.

7.3.2 Data Bus Width and Pin Function Setting in Each Area

In this LSI, the data bus width of area 0 and the initial data bus width of areas 3 to 6 can be set to 8, or 16 bits through external pins during a power-on reset. The bus width of area 0 cannot be modified after a power-on reset. The initial data bus width of areas 3 to 6 is set to the same size as that of area 0, but can be modified to 8, 16, or 32 bits through register settings during program execution. Note that the selectable data bus widths may be limited depending on the connected memory type.

After a power-on reset, the LSI starts execution of the program stored in the external memory allocated in area 0. Since ROM is assumed as the external memory in area 0, minimum pin functions such as the address bus, data bus, $\overline{CS0}$, and \overline{RD} are available. The sample access waveforms shown in this section include other pins such as \overline{BS} , RD/ \overline{WR} , and \overline{WEn} , which are available after they are selected through the pin function controller. Do not attempt any form of memory access other than reading of area 0 until the pin function settings have been completed by the program.

For details on pin function settings, see section 23, Pin Function Controller (PFC).

Table 7.3 Correspondence between External Pin (MD) and Data Bus Width

MD_BW	Data Bus Width
1	8 bits
0	16 bits



7.4 **Register Descriptions**

The BSC has the following registers.

Do not access spaces other than area 0 until settings of the connected memory interface are completed.

Table 7.4 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common control register	CMNCR	R/W	H'00001010	H'FFFC0000	32
CS0 space bus control register	CS0BCR	R/W	H'36DB0200*3	H'FFFC0004	32
CS3 space bus control register	CS3BCR	R/W	H'36DB0200*3	H'FFFC0010	32
CS4 space bus control register	CS4BCR	R/W	H'36DB0200*3	H'FFFC0014	32
CS5 space bus control register	CS5BCR	R/W	H'36DB0200*3	H'FFFC0018	32
CS6 space bus control register	CS6BCR	R/W	H'36DB0200*3	H'FFFC001C	32
CS0 space wait control register	CS0WCR	R/W	H'00000500	H'FFFC0028	32
CS3 space wait control register	CS3WCR	R/W	H'00000500	H'FFFC0034	32
CS4 space wait control register	CS4WCR	R/W	H'00000500	H'FFFC0038	32
CS5 space wait control register	CS5WCR	R/W	H'00000500	H'FFFC003C	32
CS6 space wait control register	CS6WCR	R/W	H'00000500	H'FFFC0040	32
SDRAM control register	SDCR	R/W	H'00000000	H'FFFC004C	32
Refresh timer control/status register	RTCSR	R/W	H'00000000	H'FFFC0050	32
Refresh timer counter	RTCNT	R/W	H'00000000	H'FFFC0054	32
Refresh time constant register	RTCOR	R/W	H'00000000	H'FFFC0058	32
AC characteristics switching register	ACSWR	R/W* ¹	H'00000000	H'FFFC180C	32
Internal bus master bus priority register	IBMPR	R/W	H'12300000	H'FFFC1818	32
AC characteristics switching key register	ACKYER	W* ²	_	H'FFFC1BFC	8

Notes: 1. To write to this register, a special sequence using key registers for switching the AC characteristics is required.

- 2. Write-only register. The write value is arbitrary.
- 3. This is an initial value when this LSI is started by the external pin (MD_BW) with the bus width set to 8 bits. The initial value will be H'36DB0400 when the bus width is set to 16 bits.

7.4.1 Common Control Register (CMNCR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	-	_	—	_	_	—	D	MAIW[2:	0]	DMA IWA	_	_	_	HIZ MEM	HIZ CNT
Initial Value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W

CMNCR is a 32-bit register that controls the common items for each area.

Bit	Rit Name	Initial Value	R/W	Description
21 to 12	Bit Nume			Pagaried
51 10 15		All U	п	These bits are always read as 0. The write value
				should always be 0.
12	—	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8 to 6	DMAIW[2:0]	000	R/W	Wait states between access cycles when DMA single address transfer is performed.
				Specify the number of idle cycles to be inserted after an access to an external device with DACK when DMA single address transfer is performed. The method of inserting idle cycles depends on the contents of DMAIWA.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted



Bit	Bit Name	Initial Value	R/W	Description
5	DMAIWA	0	R/W	Method of inserting wait states between access cycles when DMA single address transfer is performed.
				Specifies the method of inserting the idle cycles specified by the DMAIW[2:0] bit. Clearing this bit will make this LSI insert the idle cycles when another device, which includes this LSI, drives the data bus after an external device with DACK drove it. However, when the external device with DACK drives the data bus continuously, idle cycles are not inserted. Setting this bit will make this LSI insert the idle cycles after an access to an external device with DACK, even when the continuous access cycles to an external device with DACK are performed.
				 Idle cycles inserted when another device drives the data bus after an external device with DACK drove it.
				1: Idle cycles always inserted after an access to an external device with DACK
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in software standby mode for A25 to A0, \overline{BS} , \overline{CSn} , $\overline{CE2x}$, RD/\overline{WR} , $\overline{WEn}/DQMxx$, and \overline{RD} . At bus-released state, these pin are high-impedance states regardless of the setting value of the HIZMEM bit.
				0: High impedance in software standby mode
				1: Driven in software standby mode

Bit	Rit Name	Initial Value	R/W	Description
0	HIZCNT*	0	R/W	High-Z Control
				Specifies the state of CKE, RAS, and CAS in software standby mode.
				0: High impedance in software standby mode
				1: Driven in software standby mode

Note: * For High-Z control of CKIO, see section 9, Clock Pulse Generator (CPG).

7.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0, 3 to 6)

CSnBCR is a 32-bit readable/writable register that specifies the function of each area, the number of idle cycles between bus cycles, and the bus width.

Do not access external memory other than area 0 until CSnBCR initial setting is completed.

Idle cycles may be inserted even when they are not specified. For details, see section 7.5.8, Wait between Access Cycles.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	IWW[2:0] IWRWD[2:0]				IWRWS[2:0]			IV	VRRD[2:	0]	IWRRS[2:0]				
Initial value: R/W:	0 R	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W	0 R/W	1 R/W	1 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	TYPE[2:0]		ENDIAN	BSZ	[1:0]	-	-	-	-	-	-	-	-	-	
Initial value:	0	0	0	0	0	1*	1*	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R

Note: * CSnBCR samples the external pin (MD) that specify the bus width at power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



		Initial		
Bit	Bit Name	Value	R/W	Description
30 to 28	IWW[2:0]	011	R/W	Idle Cycles between Write-Read Cycles and Write- Write Cycles
				These bits specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycles are the write-read cycle and write-write cycle.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
27 to 25	IWRWD[2:0]	011	R/W	Idle Cycles for Another Space Read-Write
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycle is a read-write one in which continuous access cycles switch between different spaces.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

		Initial		
Bit	Bit Name	Value	R/W	Description
24 to 22	IWRWS[2:0]	011	R/W	Idle Cycles for Read-Write in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-write cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
21 to 19	IWRRD[2:0]	011	R/W	Idle Cycles for Read-Read in Another Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles switch between different space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted



		Initial		
Bit	Bit Name	Value	R/W	Description
18 to 16	IWRRS[2:0]	011	R/W	Idle Cycles for Read-Read in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	TYPE[2:0]	000	R/W	Specify the type of memory connected to a space.
				000: Normal space
				001: Setting prohibited
				010: Setting prohibited
				011: SRAM with byte selection
				100: SDRAM
				101: PCMCIA
				110: Setting prohibited
				111: Setting prohibited
				For details for memory type in each area, see table 7.2.
11	ENDIAN	0	R/W	Endian Setting
				Specifies the arrangement of data in a space.
				0: Arranged in big endian
				1: Arranged in little endian

Bit	Bit Name	Initial Value	R/W	Description
10, 9	BSZ[1:0]	11*	R/W	Data Bus Width Specification
				Specify the data bus widths of spaces.
				00: Reserved (setting prohibited)
				01: 8-bit size
				10: 16-bit size
				11: 32-bit size
				For MPX-I/O, selects bus width by address
				Notes: 1. The initial data bus width for areas 3 to 6 is specified by external pins. The BSZ[1:0] bits settings in CS0BCR are ignored but the bus width settings in CS1BCR to CS7BCR can be modified.
				 If area 5 or area 6 is specified as PCMCIA space, the bus width can be specified as either 8 bits or 16 bits.
				 If area 3 is specified as SDRAM space, the bus width can be specified as either 16 bits or 32 bits.
8 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
Note:	* CSnBCR sa	amples the	external	pins (MD_BW) that specify the bus width at power-on

reset.



7.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0, 3 to 6)

CSnWCR specifies various wait cycles for memory access. The bit configuration of this register varies as shown below according to the memory type (TYPE2 to TYPE0) specified by the CSn space bus control register (CSnBCR). Specify CSnWCR before accessing the target area. Specify CSnBCR first, then specify CSnWCR.

(1) Normal Space, SRAM with Byte Selection

CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	1:0]		WR[3:0]			WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21		0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	Byte Access Selection when SRAM with Byte Selection is Used
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing.

Bit	Bit Name	Initial Value	R/W	Description
19, 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	_	All 0	R/W	Reserved
				Set this bit to 0 when the interface for normal space or SRAM with byte selection is used.
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS0}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSO}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Dit	Dit Nama	Initial		Description
BIt	Bit Name	value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CSO Negation
				Specify the number of delay cycles from RD and \overline{WEn} negation to address and $\overline{CS0}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

• CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	_	_			_	_	_	_	—	—	BAS	_		_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	_	_		WR[3:0]		WM	_	—	—	—	_	—
Initial Value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				 Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the $\overline{\text{WEn}}$ signal during the read access cycle and asserts the RD/WR signal at the write timing.
19 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Dir	Dit Nama	Initial	D 44/	Description
BIT	Bit Name	value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW[[1:0]	WR[3:0]			WM	-	-	-	-	НW	[1:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 21		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the $\overline{\text{WEn}}$ signal during the read access cycle and asserts the RD/WR signal at the write timing.
19	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles



		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 13	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{CS4}$ Assertion to \overline{RD} , \overline{WE} Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
Bit	Bit Name	Initial Value	R/W	Description
--------	----------	------------------	-----	---
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, \overline{WEn} Negation to Address, $\overline{CS4}$ Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CS4}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles



CS5WCR ٠

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	SZSEL	MPXW/ BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW[1:0]		WR	[3:0]		WM	-	-	-	-	HW[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the $\overline{\text{WEn}}$ signal during the read access cycle and asserts the RD/ $\overline{\text{WR}}$ signal at the write timing.
19	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS5}}$ Assertion to RD, WEn Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS5}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored



Bit	Bit Name	Initial Value	R/W	Description
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, $\overline{\text{WEn}}$ Negation to Address, $\overline{\text{CS5}}$ Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CS5}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

• CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W	0 R	0 R	0 R	0 R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW[1:0]
Initial value: R/W:	0 R	0 R	0 R	0 R/W	0 R/W	1 R/W	0 R/W	1 R/W	0 R/W	0 R/W	0 R	0 R	0 R	0 R	0 R/W	0 R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				 Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing.

Bit	Bit Name	Initial Value	R/W	Description
19 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS6}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address, $\overline{CS6}$ assertion to \overline{RD} and \overline{WEn} assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)



Bit	Bit Name	Initial Value	R/W	Description
6	WN	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification of this bit is valid even when the number of access wait cycles is 0.
				0: The external wait input is valid
				1: The external wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Number of Delay Cycles from \overline{RD} , \overline{WEn} Negation to Address, $\overline{CS6}$ Negation
				Specify the number of delay cycles from $\overline{\text{RD}}$, $\overline{\text{WEn}}$ negation to address, and $\overline{\text{CS6}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

(2) SDRAM

• CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	WTR	P[1:0]	-	WTRC	D[1:0]	-	A3CL	_[1:0]	-	-	TRW	L[1:0]	-	WTR	C[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
B/W:	B	R/W	R/W	B	R/W	R/W	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
31 to 15	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
14, 13	WTRP[1:0]	00	R/W	Number of Auto-Precharge Completion Wait Cycles				
				Specify the number of minimum precharge completion wait cycles as shown below.				
				 From the start of auto-precharge and issuing of ACTV command for the same bank 				
				• From issuing of the PRE/PALL command to issuing of the ACTV command for the same bank				
				• Till entering the power-down mode or deep power- down mode				
				• From the issuing of PALL command to issuing REF command in auto refresh mode				
				 From the issuing of PALL command to issuing SELF command in self refresh mode 				
				00: No cycle				
				01: 1 cycle				
				10: 2 cycles				
				11: 3 cycles				



Section 7	Bus State Conti	roller (BSC)		
Rit	Rit Namo	Initial	D/M	Descriptio

Bit	Bit Name	Value	R/W	Description			
12		0	R	Reserved			
				This bit is always read as 0. The write value should always be 0.			
11, 10	WTRCD[1:0]	01	R/W	Number of Wait Cycles between ACTV Command and READ(A)/WRIT(A) Command			
				Specify the minimum number of wait cycles from issuing the ACTV command to issuing the READ(A)/WRIT(A) command.			
				00: No cycle			
				01: 1 cycle			
				10: 2 cycles			
				11: 3 cycles			
9		0	R	Reserved			
				This bit is always read as 0. The write value should always be 0.			
8, 7	A3CL[1:0]	10	R/W	CAS Latency for Area 3			
				Specify the CAS latency for area 3.			
				00: 1 cycle			
				01: 2 cycles			
				10: 3 cycles			
_				11: 4 cycles			
6, 5		All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			

Bit	Bit Name	Initial Value	R/W	Description
4, 3	TRWL[1:0]	00	R/W	Number of Auto-Precharge Startup Wait Cycles
				Specify the number of minimum auto-precharge startup wait cycles as shown below.
				 Cycle number from the issuance of the WRITA command by this LSI until the completion of auto-precharge in the SDRAM. Equivalent to the cycle number from the issuance of the WRITA command until the issuance of the ACTV command. Confirm that how many cycles are required between the WRITE command receive in the SDRAM and the auto-precharge activation, referring to each SDRAM data sheet. And set the cycle number so as not to exceed the cycle number specified by this bit. Cycle number from the issuance of the WRITA command until the issuance of the WRITA command we provide the the thetee the thetee thetee the th
				command until the issuance of the PRE command. This is the case when accessing another low address in the same bank in bank active mode.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
2	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
1, 0	WTRC[1:0]	00	R/W	Number of Idle Cycles from REF Command/Self- Refresh Release to ACTV/REF/MRS Command
				Specify the number of minimum idle cycles in the periods shown below.
				• From the issuance of the REF command until the issuance of the ACTV/REF/MRS command
				• From releasing self-refresh until the issuance of the ACTV/REF/MRS command.
				00: 2 cycles
				01: 3 cycles
				10: 5 cycles
				11: 8 cycles

(3) PCMCIA

• CS5WCR, CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	SA[1:0]	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-		TED	[3:0]		PCW[3:0]				WM	-	-		TEH	[3:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	SA[1:0]	00	R/W	Space Attribute Specification
				Select memory card interface or I/O card interface when PCMCIA interface is selected.
				SA1:
				0: Selects memory card interface for the space for A25 $= 1$.
				1: Selects I/O card interface for the space for $A25 = 1$.
				SA0:
				0: Selects memory card interface for the space for A25 $= 0$.
				1: Selects I/O card interface for the space for $A25 = 0$.
19 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
14 to 11	TED[3:0]	0000	R/W	Number of Delay Cycles from Address Output to RD/WE Assertion
				Specify the number of delay cycles from address output to $\overline{\text{RD}/\text{WE}}$ assertion for the memory card or to $\overline{\text{ICIORD}/\text{ICIOWR}}$ assertion for the I/O card in PCMCIA interface.
				0000: 0.5 cycle
				0001: 1.5 cycles
				0010: 2.5 cycles
				0011: 3.5 cycles
				0100: 4.5 cycles
				0101: 5.5 cycles
				0110: 6.5 cycles
				0111: 7.5 cycles
				1000: 8.5 cycles
				1001: 9.5 cycles
				1010: 10.5 cycles
				1011: 11.5 cycles
				1100: 12.5 cycles
				1101: 13.5 cycles
				1110: 14.5 cycles
				1111: 15.5 cycles

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	PCW[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted.
				0000: 3 cycles
				0001: 6 cycles
				0010: 9 cycles
				0011: 12 cycles
				0100: 15 cycles
				0101: 18 cycles
				0110: 22 cycles
				0111: 26 cycles
				1000: 30 cycles
				1001: 33 cycles
				1010: 36 cycles
				1011: 38 cycles
				1100: 52 cycles
				1101: 60 cycles
				1110: 64 cycles
				1111: 80 cycles
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycles is 0.
				0: External wait input is valid
				1: External wait input is ignored
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
3 to 0	TEH[3:0]	0000	R/W	Delay Cycles from RD/WE Negation to Address
				Specify the number of address hold cycles from RD/WE negation for the memory card or those from ICIORD/ICIOWR negation for the I/O card in PCMCIA interface.
				0000: 0.5 cycle
				0001: 1.5 cycles
				0010: 2.5 cycles
				0011: 3.5 cycles
				0100: 4.5 cycles
				0101: 5.5 cycles
				0110: 6.5 cycles
				0111: 7.5 cycles
				1000: 8.5 cycles
				1001: 9.5 cycles
				1010: 10.5 cycles
				1011: 11.5 cycles
				1100: 12.5 cycles
				1101: 13.5 cycles
				1110: 14.5 cycles
				1111: 15.5 cycles

7.4.4 SDRAM Control Register (SDCR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_	_	_	_	_	_	_	—	_	_	—	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	DEEP	_	RFSH	RMODE	PDOWN	BACTV	_	_	_	A3RO	W[1:0]	_	A3CO	L[1:0]
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R	R/W	R/W

SDCR specifies the method to refresh and access SDRAM, and the types of SDRAMs to be connected.

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	DEEP	0	R/W	Deep Power-Down Mode
				This bit is valid for low-power SDRAM. If the RFSH or RMODE bit is set to 1 while this bit is set to 1, the deep power-down entry command is issued and the low- power SDRAM enters the deep power-down mode.
				0: Self-refresh mode
				1: Deep power-down mode
12	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11	RFSH	0	R/W	Refresh Control
				Specifies whether or not the refresh operation of the SDRAM is performed.
				0: No refresh
				1: Refresh



-		Initial	-	– 1.1
Bit	Bit Name	Value	R/W	Description
10	RMODE	0	R/W	Refresh Control
				Specifies whether to perform auto-refresh or self- refresh when the RFSH bit is 1. When the RFSH bit is 1 and this bit is 1, self-refresh starts immediately. When the RFSH bit is 1 and this bit is 0, auto-refresh starts according to the contents that are set in registers RTCSR, RTCNT, and RTCOR.
				0: Auto-refresh is performed
				1: Self-refresh is performed
9	PDOWN	0	R/W	Power-Down Mode
				Specifies whether the SDRAM will enter the power- down mode after the access to the SDRAM. With this bit being set to 1, after the SDRAM is accessed, the CKE signal is driven low and the SDRAM enters the power-down mode.
				0: The SDRAM does not enter the power-down mode after being accessed.
				1: The SDRAM enters the power-down mode after being accessed.
8	BACTV	0	R/W	Bank Active Mode
				Specifies to access whether in auto-precharge mode (using READA and WRITA commands) or in bank active mode (using READ and WRIT commands).
				0: Auto-precharge mode (using READA and WRITA commands)
				1: Bank active mode (using READ and WRIT commands)
7 to 5		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	A3ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 3
				Specify the number of bits of the row address for area 3.
				00: 11 bits
				01: 12 bits
				10: 13 bits
				11: Reserved (setting prohibited)
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	A3COL[1:0]	00	R/W	Number of Bits of Column Address for Area 3
				Specify the number of bits of the column address for area 3.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)



7.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM.

When RTCSR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

The phase of the clock for incrementing the count in the refresh timer counter (RTCNT) is adjusted only by a power-on reset. Note that there is an error in the time until the compare match flag is set for the first time after the timer is started with the CKS[2:0] bits being set to a value other than B'000.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	CMF	CMIE		CKS[2:0]			RRC[2:0]]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7	CMF	0	R/W	Compare Match Flag
				Indicates that a compare match occurs between the refresh timer counter (RTCNT) and refresh time constant register (RTCOR). This bit is set or cleared in the following conditions.
				0: Clearing condition: When 0 is written in CMF after reading out RTCSR during CMF = 1.
				1: Setting condition: When the condition RTCNT = RTCOR is satisfied.

		Initial		
Bit	Bit Name	Value	R/W	Description
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables CMF interrupt requests when the CMF bit in RTCSR is set to 1.
				0: Disables CMF interrupt requests.
				1: Enables CMF interrupt requests.
5 to 3	CKS[2:0]	000	R/W	Clock Select
				Select the clock input to count-up the refresh timer counter (RTCNT).
				000: Stop the counting-up
				001: B _{\$\phi} /4
				010: Вф/16
				011: Вф/64
				100: Bø/256
				101: Bø/1024
				110: Bφ/2048
				111: Bø/4096
2 to 0	RRC[2:0]	000	R/W	Refresh Count
				Specify the number of continuous refresh cycles, when the refresh request occurs after the coincidence of the values of the refresh timer counter (RTCNT) and the refresh time constant register (RTCOR). These bits can make the period of occurrence of refresh long.
				000: 1 time
				001: 2 times
				010: 4 times
				011: 6 times
				100: 8 times
				101: Reserved (setting prohibited)
				110: Reserved (setting prohibited)
				111: Reserved (setting prohibited)



7.4.6 Refresh Timer Counter (RTCNT)

RTCNT is an 8-bit counter that increments using the clock selected by bits CKS[2:0] in RTCSR. When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT returns to 0 after counting up to 255. When the RTCNT is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

7.4.7 Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR is set to 1 and RTCNT is cleared to 0.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matching signal. This request is maintained until the refresh operation is performed. If the request is not processed when the next matching occurs, the previous request is ignored.

When the CMIE bit in RTCSR is set to 1, an interrupt request is issued by this matching signal. The request continues to be output until the CMF bit in RTCSR is cleared. Clearing the CMF bit only affects the interrupt request and does not clear the refresh request. Therefore, a combination of refresh request and interval timer interrupt can be specified so that the number of refresh requests are counted by using timer interrupts while refresh is performed periodically.

When RTCOR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_			—	_	—	—	—		—	_	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	—	_		—	_								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter



7.4.8 AC Characteristics Switching Register (ACSWR)

To use the SDRAM in clock mode 0 or 1, set the AC characteristics switching register (ACSWR) and AC characteristics key switching register (ACKEYR). In clock mode 2 or 3, set nothing to keep the initial value.

Only a special sequence can write to this register to prevent accidental erroneous write. The setting procedure is shown in section 7.4.10, Sequence to Write to ACSWR. Read is done by the normal longword.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-		ACOS	W[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	ACOSW[3:0]	0000	R/W	AC Characteristics Switch
				Specifies AC characteristics switching
				0000: Not extend the delay time
				1001: Switches characteristics and extends the delay time
				Others: Setting prohibited

7.4.9 AC Characteristics Switching Key Register (ACKEYR)

ACKEYR is a write only 8-bit register to access the AC characteristics switching register (ACSWR). The write value is ignored and the read value is undefined.

Bit:	7	6	5	4	3	2	1	0							
		ACKEY[7:0]													
Initial value:	-	-	-	-	-	-	-	-							
R/W:	W	W	W	W	W	W	W	W							

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ACKEY[7:0]	_	W	AC Key
				Writing to this bit is required to write to the ACSWR register. The write value is arbitrary.



7.4.10 Sequence to Write to ACSWR

Figure 7.2 shows the sequence to write to ACSWR. Write must be executed in the on-chip RAM.



Figure 7.2 Recommended Sequence to Write to ACSWR

7.4.11 Internal Bus Master Bus Priority Register (IBMPR)

IBMPR is a 32-bit register that sets the bus priority for the internal bus masters excluding the CPU.

If internal bus masters excluding the same CPU are set at different priority levels, the highest one will be effective. After an attempt to set internal bus masters in an overlapping manner, if some of them failed to be set, then these failing bus masters will not be able to acquire bus mastership.

Rewriting this register while any of the A-DMAC (including F-DMAC), E-DMAC, and DMAC is operating is prohibited. When rewriting this register, make sure that none of the A-DMAC (including F-DMAC), E-DMAC, and DMAC is not started.

For details, see section 7.5.9 (2), Access from the Side of the LSI Internal Bus Master.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	_	0P1F	[1:0]	_	—	0P2F	R[1:0]	_		0P3F	R[1:0]	_	_	_	—
Initial Value	0	0	0	1	0	0	1	0	0	0	1	1	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	—	_	_	_	_	_	_	_	—	_	_	_	—
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31, 30		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
29, 28	0P1R[1:0]	01	R/W	Of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC), set the internal bus master having the highest priority level.
				00: No setting
				01: A-DMAC (including F-DMAC)
				10: E-DMAC
				11: DMAC

Bit	Bit Name	Initial Value	R/W	Description
27, 26	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
25, 24	0P2R[1:0]	10	R/W	Of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC), set the internal bus master having the second highest priority level.
				00: No setting
				01: A-DMAC (including F-DMAC)
				10: E-DMAC
				11: DMAC
23, 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	0P3R[1:0]	11	R/W	Of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC), set the internal bus master having the third highest priority level.
				00: No setting
				01: A-DMAC (including F-DMAC)
				10: E-DMAC
				11: DMAC
19 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

7.5 Operation

7.5.1 Endian/Access Size and Data Alignment

This LSI supports both big endian, in which the most significant byte (MSB) of data is that in the direction of the 0th address, and little endian, in which the least significant byte (LSB) is that in the direction of the 0th address. In the initial state after a power-on reset, all areas will be in big endian mode. Little endian cannot be selected for area 0. However, the endian of areas 3 to 6 can be changed by the setting in the CSnBCR register setting as long as the target space is not being accessed.

Three data bus widths (8 bits, 16 bits, and 32 bits) are selectable for areas 3 to 6, allowing the connection of normal memory and of SRAM with byte selection. Two data bus widths (16 bits and 32 bits) are available for SDRAM. Two data bus widths (8 bits and 16 bits) are available for the PCMCIA interface. For MPX-I/O, the data bus width can be fixed to either 8 or 16 bits, or made selectable as 8 bits or 16 bits by one of the address lines. Data alignment is in accord with the data bus width selected for the device. This also means that four read operations are required to read longword data from a byte-width device. In this LSI, data alignment and conversion of data length is performed automatically between the respective interfaces. The data bus width of area 0 is fixed to 8 bits or 16 bits by the MD_BW pin setting at a power-on reset.

Tables 7.5 to 7.10 show the relationship between device data width and access unit. Note that the correspondence between addresses and strobe signals for the 32- and 16-bit bus widths depends on the endian setting. For example, with big endian and a 32-bit bus width, $\overline{WE3}$ corresponds to the 0th address, which is represented by $\overline{WE0}$ when little endian has been selected. Little endian cannot be selected for area 0. Note also that 32-bit and 16-bit accesses coincide in instruction fetching, therefore, it is difficult to allocate instruction to little endian area. Make sure to execute instruction in big endian area.



		Data I	Bus		Strobe Signals				
Operation	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL	
Byte access at 0	Data 7 to 0	—	—	_	Assert	—	—	—	
Byte access at 1	—	Data 7 to 0	—	—	—	Assert	—	—	
Byte access at 2	—	—	Data 7 to 0	—	—	—	Assert	—	
Byte access at 3	—	_	—	Data 7 to 0	—	—	—	Assert	
Word access at 0	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	—	—	
Word access at 2	—	—	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert	

Table 7.5 32-Bit External Device Access and Data Alignment in Big Endian

		Data Bus Strobe S					Signals		
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL
Byte access	at 0	—	—	Data 7 to 0	—	—	—	Assert	—
Byte access	at 1	—	—	—	Data 7 to 0	—	—	_	Assert
Byte access	at 2	—	—	Data 7 to 0	—	—	—	Assert	—
Byte access	at 3	—	—	_	Data 7 to 0	—	—	_	Assert
Word access	s at 0	—	—	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert
Word access	s at 2	—	—	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Longword access at 0	1st time at 0		_	Data 31 to 24	Data 23 to 16	—	—	Assert	Assert
	2nd time at 2	—	—	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert

Table 7.6 16-Bit External Device Access and Data Alignment in Big Endian



		Data Bus				Strobe Signals			
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WE0, DQMLL
Byte access a	t 0	_	_	_	Data 7 to 0	_	—	_	Assert
Byte access a	t 1	_	_	_	Data 7 to 0	_	—	_	Assert
Byte access at 2		_	_	_	Data 7 to 0	—	—	—	Assert
Byte access at 3		_	_	_	Data 7 to 0	_	_	_	Assert
Word access at 0	1st time at 0	_	_	_	Data 15 to 8	_	—	_	Assert
	2nd time at 1	_	_	_	Data 7 to 0	_	_	_	Assert
Word access at 2	1st time at 2	_	_	_	Data 15 to 8	_	_	_	Assert
	2nd time at 3	_	_	_	Data 7 to 0	_	—	_	Assert
Longword access at 0	1st time at 0	_	_	_	Data 31 to 24	_	—	—	Assert
	2nd time at 1	_	_	_	Data 23 to 16	_	—	—	Assert
	3rd time at 2	_	—	—	Data 15 to 8	_	_	_	Assert
	4th time at 3	_		_	Data 7 to 0	_	_	_	Assert

Table 7.7 8-Bit External Device Access and Data Alignment in Big Endian

		Data E	Bus		Strobe Signals				
Operation	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL	
Byte access at 0	_	_	—	Data 7 to 0	_	_	_	Assert	
Byte access at 1	—	—	Data 7 to 0	_	—	—	Assert	—	
Byte access at 2	_	Data 7 to 0	—	—	_	Assert	_	_	
Byte access at 3	Data 7 to 0	—	—	—	Assert	—	—	—	
Word access at 0	—	—	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Word access at 2	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	_	_	
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert	

Table 7.8 32-Bit External Device Access and Data Alignment in Little Endian



	Data Bus					Strobe Signals				
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL	
Byte access	at 0	—	—	—	Data 7 to 0	—	—	_	Assert	
Byte access at 1		_	—	Data 7 to 0	—	—	—	Assert	—	
Byte access at 2		—	—	—	Data 7 to 0	—	—	—	Assert	
Byte access	at 3	—	—	Data 7 to 0	—	—	—	Assert	—	
Word access at 0		_	—	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Word access	s at 2	_	_	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Longword access at 0	1st time at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	
	2nd time at 2		_	Data 31 to 24	Data 23 to 16			Assert	Assert	

Table 7.9 16-Bit External Device Access and Data Alignment in Little Endian

		Data Bus				Strobe Signals			
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL
Byte access a	t 0	_	—	—	Data 7 to 0	_	_	_	Assert
Byte access a	t 1	—	—	—	Data 7 to 0	—	—	—	Assert
Byte access at 2		_	_	_	Data 7 to 0	—	—	—	Assert
Byte access at 3		_	_	_	Data 7 to 0	_	_	_	Assert
Word access at 0	1st time at 0	_	_	_	Data 7 to 0	—	_	—	Assert
	2nd time at 1	_	_	_	Data 15 to 8	—	_	—	Assert
Word access at 2	1st time at 2	_	_	_	Data 7 to 0	—	_	—	Assert
	2nd time at 3	—	—	—	Data 15 to 8	—	—	—	Assert
Longword access at 0	1st time at 0	—	—	—	Data 7 to 0	_	_	_	Assert
	2nd time at 1	—	—	—	Data 15 to 8	_	_	_	Assert
	3rd time at 2	_	_	_	Data 23 to 16	_	_		Assert
	4th time at 3	_	_	_	Data 31 to 24	_	_	_	Assert

Table 7.10 8-Bit External Device Access and Data Alignment in Little Endian



7.5.2 Normal Space Interface

(1) Basic Timing

For access to a normal space, this LSI uses strobe signal output in consideration of the fact that mainly static RAM will be directly connected. When using SRAM with a byte-selection pin, see section 7.5.6, SRAM Interface with Byte Selection. Figure 7.3 shows the basic timings of normal space access. A no-wait normal access is completed in two cycles. The \overline{BS} signal is asserted for one cycle to indicate the start of a bus cycle.



Figure 7.3 Normal Space Basic Access Timing (Access Wait 0)

There is no access size specification when reading. The correct access start address is output in the least significant bit of the address, but since there is no access size specification, 32 bits are always

read in case of a 32-bit device, and 16 bits in case of a 16-bit device. When writing, only the \overline{WEn} signal for the byte to be written is asserted.

It is necessary to output the data that has been read using \overline{RD} when a buffer is established in the data bus. The RD/\overline{WR} signal is in a read state (high output) when no access has been carried out. Therefore, care must be taken when controlling the external data buffer, to avoid collision.

Figures 7.4 and 7.5 show the basic timings of normal space access. If the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted after the CSn space access to evaluate the external wait (figure 7.4). If the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inserted (figure 7.5).



Figure 7.4 Continuous Access for Normal Space 1 Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 0 (Access Wait = 0, Cycle Wait = 0)





Figure 7.5 Continuous Access for Normal Space 2 Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 1 (Access Wait = 0, Cycle Wait = 0)


Figure 7.6 Example of 32-Bit Data-Width SRAM Connection



Figure 7.7 Example of 16-Bit Data-Width SRAM Connection



Figure 7.8 Example of 8-Bit Data-Width SRAM Connection

7.5.3 Access Wait Control

Wait cycle insertion on a normal space access can be controlled by the settings of bits WR3 to WR0 in CSnWCR. It is possible for areas 4 and 5 to insert wait cycles independently in read access and in write access. Areas 0, 3, and 6 have common access wait for read cycle and write cycle. The specified number of Tw cycles are inserted as wait cycles in a normal space access shown in figure 7.9.



Figure 7.9 Wait Timing for Normal Space Access (Software Wait Only)

When the WM bit in CSnWCR is cleared to 0, the external wait input $\overline{\text{WAIT}}$ signal is also sampled. $\overline{\text{WAIT}}$ pin sampling is shown in figure 7.10. A 2-cycle wait is specified as a software wait. The $\overline{\text{WAIT}}$ signal is sampled on the falling edge of CKIO at the transition from the T1 or Tw cycle to the T2 cycle.



Figure 7.10 Wait Cycle Timing for Normal Space Access (Wait Cycle Insertion Using WAIT Signal)

7.5.4 CSn Assert Period Expansion

The number of cycles from $\overline{\text{CSn}}$ assertion to $\overline{\text{RD}}$, $\overline{\text{WEn}}$ assertion can be specified by setting bits SW1 and SW0 in CSnWCR. The number of cycles from $\overline{\text{RD}}$, $\overline{\text{WEn}}$ negation to $\overline{\text{CSn}}$ negation can be specified by setting bits HW1 and HW0. Therefore, a flexible interface to an external device can be obtained. Figure 7.11 shows an example. A Th cycle and a Tf cycle are added before and after an ordinary cycle, respectively. In these cycles, $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ are not asserted, while other signals are asserted. The data output is prolonged to the Tf cycle, and this prolongation is useful for devices with slow writing operations.



Figure 7.11 CSn Assert Period Expansion

7.5.5 SDRAM Interface

(1) SDRAM Direct Connection

The SDRAM that can be connected to this LSI is a product that has 11/12/13 bits of row address, 8/9/10 bits of column address, 4 or less banks, and uses the A10 pin for setting precharge mode in read and write command cycles.

The control signals for direct connection of SDRAM are \overline{RAS} , \overline{CAS} , RD/\overline{WR} , DQMUU, DQMUL, DQMLU, DQMLL, CKE, and $\overline{CS3}$. All the signals other than $\overline{CS3}$ are common to all areas, and signals other than CKE are valid when $\overline{CS2}$ or $\overline{CS3}$ is asserted. SDRAM can be connected to up to 2 spaces. The data bus width of the area that is connected to SDRAM can be set to 32 or 16 bits.

Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are supported as the SDRAM operating mode.

Commands for SDRAM can be specified by \overline{RAS} , \overline{CAS} , $\overline{RD}/\overline{WR}$, and specific address signals. These commands supports:

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All banks pre-charge (PALL)
- Specified bank pre-charge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with pre-charge (READA)
- Write (WRIT)
- Write with pre-charge (WRITA)
- Write mode register (MRS, EMRS)

The byte to be accessed is specified by DQMUU, DQMUL, DQMLU, and DQMLL. Reading or writing is performed for a byte whose corresponding DQMxx is low. For details on the relationship between DQMxx and the byte to be accessed, see section 7.5.1, Endian/Access Size and Data Alignment.

Figures 7.12 to 7.13 show examples of the connection of the SDRAM with the LSI.



Figure 7.12 Example of 32-Bit Data Width SDRAM Connection







Figure 7.13 Example of 16-Bit Data Width SDRAM Connection



(2) Address Multiplexing

An address multiplexing is specified so that SDRAM can be connected without external multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR, bits A2ROW[1:0], and A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 7.11 to 7.16 show the relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

When the data bus width is 16 bits (BSZ1 and BSZ0 = B'10), A0 of SDRAM specifies a word address. Therefore, connect this A0 pin of SDRAM to the A1 pin of the LSI; the A1 pin of SDRAM to the A2 pin of the LSI, and so on. When the data bus width is 32 bits (BSZ1 and BSZ0 = B'11), the A0 pin of SDRAM specifies a longword address. Therefore, connect this A0 pin of SDRAM to the A2 pin of the LSI; the A1 pin of SDRAM to the A3 pin of the LSI, and so on.



Table 7.11Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and AddressMultiplex Output (1)-1

Setting				
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
11 (32 bits)	00 (11 bits)	00 (8 bits)	_	
Output Pin of This LSI	Row Address Output	Column Address Output	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16		
A15	A23	A15	_	
A14	A22* ² * ³	A22* ² * ³	A12 (BA1)	Specifies bank
A13	A21* ²	A21* ²	A11 (BA0)	
A12	A20	L/H* ¹	A10/AP	Specifies address/precharge
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1		Unused
A0	A8	A0	_	
Example of con	nected memory			

64-Mbit product (512 Kwords \times 32 bits \times 4 banks, column 8 bits product): 1

16-Mbit product (512 Kwords \times 16 bits \times 2 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

- 2. Bank address specification
- 3. Applicable only to 64-bit products.

	Setting			
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
11 (32 bits) Output Pin of This LSI	01 (12 bits)	00 (8 bits)	_	
	Row Address Output	Column Address Output	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16		
A15	A23* ²	A23* ²	A13 (BA1)	Specifies bank
A14	A22* ²	A22* ²	A12 (BA0)	
A13	A21	A13	A11	Address
A12	A20	L/H* ¹	A10/AP	Specifies address/precharge
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1		Unused
A0	A8	A0	_	
Example of con	nected memory			

Table 7.11Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (1)-2

128-Mbit product (1 Mword \times 32 bits \times 4 banks, column 8 bits product): 1

64-Mbit product (1 Mword \times 16 bits \times 4 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

- 2. Bank address specification
- 3. Applicable only to 64-bit products.

Table 7.12Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (2)-1

Setting				
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
11 (32 bits)	01 (12 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output	Column Address Output	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16		
A15	A24* ²	A24* ²	A13 (BA1)	Specifies bank
A14	A23* ²	A23* ²	A12 (BA0)	
A13	A22	A13	A11	Address
A12	A21	L/H* ¹	A10/AP	Specifies address/precharge
A11	A20	A11	A9	Address
A10	A19	A10	A8	
A9	A18	A9	A7	
A8	A17	A8	A6	
A7	A16	A7	A5	
A6	A15	A6	A4	
A5	A14	A5	A3	
A4	A13	A4	A2	
A3	A12	A3	A1	
A2	A11	A2	A0	
A1	A10	A1		Unused
A0	A9	A0	_	

Example of connected memory

256-Mbit product (2 Mwords \times 32 bits \times 4 banks, column 9 bits product): 1

128-Mbit product (2 Mwords \times 16 bits \times 4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Setting			_	
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
11 (32 bits) Output Pin of This LSI	01 (12 bits)	10 (10 bits)	_	
	Row Address Output	Column Address Output	- SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25* ²	A25* ²	A13 (BA1)	Specifies bank
A14	A24* ²	A24* ²	A12 (BA0)	
A13	A23	A13	A11	Address
A12	A22	L/H* ¹	A10/AP	Specifies address/precharge
A11	A21	A11	A9	Address
A10	A20	A10	A8	
A9	A19	A9	A7	
A8	A18	A8	A6	
A7	A17	A7	A5	
A6	A16	A6	A4	
A5	A15	A5	A3	
A4	A14	A4	A2	
A3	A13	A3	A1	
A2	A12	A2	A0	
A1	A11	A1		Unused
A0	A10	A0	-	
Example of con	nected memory			

Table 7.12Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (2)-2

512-Mbit product (4 Mwords × 32 bits × 4 banks, column 10 bits product): 1

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 10 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.



Table 7.13Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (3)

Setting			_	
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
11 (32 bits)	10 (13 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output	Column Address Output	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25* ²	A25* ²	A14 (BA1)	Specifies bank
A15	A24* ²	A24* ²	A13 (BA0)	
A14	A23	A14	A12	Address
A13	A22	A13	A11	
A12	A21	L/H* ¹	A10/AP	Specifies address/precharge
A11	A20	A11	A9	Address
A10	A19	A10	A8	
A9	A18	A9	A7	
A8	A17	A8	A6	
A7	A16	A7	A5	
A6	A15	A6	A4	
A5	A14	A5	A3	
A4	A13	A4	A2	
A3	A12	A3	A1	
A2	A11	A2	A0	
A1	A10	A1		Unused
A0	A9	A0	_	

Example of connected memory

512-Mbit product (4 Mwords \times 32 bits \times 4 banks, column 9 bits product): 1

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

	Setting			
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
10 (16 bits)	00 (11 bits)	00 (8 bits)	- SDRAM Pin	
Output Pin of This LSI	Row Address Output	Column Address Output		Function
A17	A25	A17		Unused
A16	A24	A16		
A15	A23	A15	_	
A14	A22	A14	_	
A13	A21* ²	A21* ²	A12 (BA1)	Specifies bank
A12	A20* ²	A20* ²	A11 (BA0)	
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused
Example of con	nected memory			

Table 7.14Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (4)-1

16-Mbit product (512 Kwords \times 16 bits \times 2 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.



Table 7.14Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (4)-2

	Setting			
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
10 (16 bits) Output Pin of This LSI	01 (12 bits)	00 (8 bits)	_	
	Row Address Output	Column Address Output	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22* ²	A22* ²	A13 (BA1)	Specifies bank
A13	A21* ²	A21* ²	A12 (BA0)	
A12	A20	A12	A11	Address
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused
Example of con	nected memory			

64-Mbit product (1 Mword \times 16 bits \times 4 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Setting				
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
10 (16 bits) Output Pin of This LSI	01 (12 bits)	01 (9 bits)	- - SDRAM Pin	
	Row Address Output	Column Address Output		Function
A17	A26	A17		Unused
A16	A25	A16		
A15	A24	A15	—	
A14	A23* ²	A23* ²	A13 (BA1)	Specifies bank
A13	A22* ²	A22* ²	A12 (BA0)	
A12	A21	A12	A11	Address
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused
Example of con	nected memorv			

Table 7.15Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (5)-1

128-Mbit product (2 Mwords \times 16 bits \times 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.



Table 7.15Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and AddressMultiplex Output (5)-2

Setting				
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]		
10 (16 bits)	01 (12 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output	Column Address Output	- SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	—	
A15	A25	A15		
A14	A24* ²	A24* ²	A13 (BA1)	Specifies bank
A13	A23* ²	A23* ²	A12 (BA0)	
A12	A22	A12	A11	Address
A11	A21	L/H* ¹	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	
A0	A10	A0		Unused
Example of con	nected memory			

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

	Setting			
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	_	
10 (16 bits)	10 (13 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output	Column Address Output	- SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16	_	
A15	A24* ²	A24* ²	A14 (BA1)	Specifies bank
A14	A23* ²	A23* ²	A13 (BA0)	
A13	A22	A13	A12	Address
A12	A21	A12	A11	
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused
Example of con	nected memory			

Table 7.16Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (6)-1

256-Mbit product (4 Mwords \times 16 bits \times 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.



Table 7.16Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and AddressMultiplex Output (6)-2

	Setting			
BSZ[1:0]	A3ROW[1:0]	A3COL[1:0]	—	
10 (16 bits)	10 (13 bits)	10 (10 bits)	—	
Output Pin of This LSI	Row Address Output	Column Address Output	- SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	—	
A15	A25* ²	A25* ²	A14 (BA1)	Specifies bank
A14	A24* ²	A24* ²	A13 (BA0)	
A13	A23	A13	A12	Address
A12	A22	A12	A11	
A11	A21	L/H* ¹	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	
A0	A10	A0		Unused
Example of con	nected memory			

512-Mbit product (8 Mwords \times 16 bits \times 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

(3) Burst Read

A burst read occurs in the following cases with this LSI.

- Access size in reading is larger than data bus width.
- 16-byte transfer in cache miss.
- 16-byte transfer by DMAC

This LSI always accesses the SDRAM with burst length 1. For example, read access of burst length 1 is performed consecutively 4 times to read 16-byte continuous data from the SDRAM that is connected to a 32-bit data bus. This access is called the burst read with the burst number 4. Table 7.17 shows the relationship between the access size and the number of bursts.

Bus Width	Access Size	Number of Bursts
16 bits	8 bits	1
	16 bits	1
	32 bits	2
	16 bits	8
32 bits	8 bits	1
	16 bits	1
	32 bits	1
	16 bytes*	4

Table 7.17 Relationship between Access Size and Number of Bursts



Figures 7.14 and 7.15 show a timing chart in burst read. In burst read, an ACTV command is output in the Tr cycle, the READ command is issued in the Tc1, Tc2, and Tc3 cycles, the READA command is issued in the Tc4 cycle, and the read data is received at the rising edge of the external clock (CKIO) in the Td1 to Td4 cycles. The Tap cycle is used to wait for the completion of an auto-precharge induced by the READA command in the SDRAM. In the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.

In this LSI, wait cycles can be inserted by specifying each bit in CS3WCR to connect the SDRAM in variable frequencies. Figure 7.15 shows an example in which wait cycles are inserted. The number of cycles from the Tr cycle where the ACTV command is output to the Tc1 cycle where the READ command is output can be specified using the WTRCD1 and WTRCD0 bits in CS3WCR. If the WTRCD1 and WTRCD0 bits specify one cycles or more, a Trw cycle where the NOT command is inserted between the Tr cycle and Tc1 cycle. The number of cycles from the Tc1 cycle where the READ command is output to the Td1 cycle where the read data is latched can be specified for the CS2 and CS3 spaces independently, using the A2CL1 and A2CL0 bits in CS2WCR or the A3CL1 and A3CL0 bits in CS3WCR and WTRCD0 bit in CS3WCR. The number of cycles from Tc1 to Td1 corresponds to the SDRAM CAS latency. The CAS latency for the SDRAM is normally defined as up to three cycles. However, the CAS latency in this LSI can be specified as 1 to 4 cycles. This CAS latency can be achieved by connecting a latch circuit between this LSI and the SDRAM.

A Tde cycle is an idle cycle required to transfer the read data into this LSI and occurs once for every burst read or every single read.



Figure 7.14 Burst Read Basic Timing (CAS Latency 1, Auto Pre-Charge)





Figure 7.15 Burst Read Wait Specification Timing (CAS Latency 2, WTRCD[1:0] = 1 Cycle, Auto Pre-Charge)

(4) Single Read

A read access ends in one cycle when data exists in a cache-disabled space and the data bus width is larger than or equal to the access size. As the SDRAM is set to the burst read with the burst length 1, only the required data is output. A read access that ends in one cycle is called single read.



Figure 7.16 shows the single read basic timing.

Figure 7.16 Basic Timing for Single Read (CAS Latency 1, Auto Pre-Charge)

(5) Burst Write

A burst write occurs in the following cases in this LSI.

- Access size in writing is larger than data bus width.
- Write-back of the cache
- 16-byte transfer in DMAC

This LSI always accesses SDRAM with burst length 1. For example, write access of burst length 1 is performed continuously 4 times to write 16-byte continuous data to the SDRAM that is connected to a 32-bit data bus. This access is called burst write with the burst number 4. The relationship between the access size and the number of bursts is shown in table 7.17. Figure 7.17 shows a timing chart for burst writes. In burst write, an ACTV command is output in the Tr cycle, the WRIT command is issued in the Tc1, Tc2, and Tc3 cycles, and the WRITA command is issued to execute an auto-precharge in the Tc4 cycle. In the write cycle, the write data is output simultaneously with the write command. After the write command with the auto-precharge is output, the Trw1 cycle that waits for the auto-precharge induced by the WRITA command in the SDRAM. Between the Trw1 and the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Trw1 cycles is specified by the TRWL1 and TRWL0 bits in CS3WCR.



Figure 7.17 Basic Timing for Burst Write (Auto Pre-Charge)



(6) Single Write

A write access ends in one cycle when data is written in a cache-disabled space and the data bus width is larger than or equal to access size. As a single write or burst write with burst length 1 is set in SDRAM, only the required data is output. The write access that ends in one cycle is called single write. Figure 7.18 shows the single write basic timing.



Figure 7.18 Single Write Basic Timing (Auto-Precharge)

(7) Bank Active

The SDRAM bank function can be used to support high-speed access to the same row address. When the BACTV bit in SDCR is 1, access is performed using commands without auto-precharge (READ or WRIT). This function is called bank-active function. This function is valid only for either the upper or lower bits of area 3. When area 3 is set to SDRAM, auto precharge mode must be set.

When the bank-active function is used, precharging is not performed when the access ends. When accessing the same row address in the same bank, it is possible to issue the READ or WRIT command immediately, without issuing an ACTV command. As SDRAM is internally divided into several banks, it is possible to activate one row address in each bank. If the next access is to a different row address, a PRE command is first issued to precharge the relevant bank, then when precharging is completed, the access is performed by issuing an ACTV command followed by a READ or WRIT command. If this is followed by an access to a different row address, the access time will be longer because of the precharging performed after the access request is issued. The number of cycles between issuance of the PRE command and the ACTV command is determined by the WTRP1 and WTPR0 bits in CS3WCR.

In a write, when an auto-precharge is performed, a command cannot be issued to the same bank for a period of Trwl + Tap cycles after issuance of the WRITA command. When bank active mode is used, READ or WRIT commands can be issued successively if the row address is the same. The number of cycles can thus be reduced by Trwl + Tap cycles for each write.

There is a limit on tRAS, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of tRAS.

A burst read cycle without auto-precharge is shown in figure 7.19, a burst read cycle for the same row address in figure 7.20, and a burst read cycle for different row addresses in figure 7.21. Similarly, a burst write cycle without auto-precharge is shown in figure 7.22, a burst write cycle for the same row address in figure 7.23, and a burst write cycle for different row addresses in figure 7.24.

In figure 7.20, a Tnop cycle in which no operation is performed is inserted before the Tc cycle that issues the READ command. The Tnop cycle is inserted to acquire two cycles of CAS latency for the DQMxx signal that specifies the read byte in the data read from the SDRAM. If the CAS latency is specified as two cycles or more, the Tnop cycle is not inserted because the two cycles of latency can be acquired even if the DQMxx signal is asserted after the Tc cycle.

When bank active mode is set, if only access cycles to the respective banks in the area 3 space are considered, as long as access cycles to the same row address continue, the operation starts with the cycle in figure 7.19 or 7.22, followed by repetition of the cycle in figure 7.20 or 7.23. An access to a different area during this time has no effect. If there is an access to a different row address in the bank active state, after this is detected the bus cycle in figure 7.21 or 7.24 is executed instead of that in figure 7.20 or 7.23. In bank active mode, too, all banks become inactive after a refresh cycle or after the bus is released as the result of bus arbitration.



Figure 7.19 Burst Read Timing (Bank Active, Different Bank, CAS Latency 1)



Figure 7.20 Burst Read Timing (Bank Active, Same Row Addresses in the Same Bank, CAS Latency 1)







Figure 7.21 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)



Figure 7.22 Single Write Timing (Bank Active, Different Bank)





Figure 7.23 Single Write Timing (Bank Active, Same Row Addresses in the Same Bank)



Figure 7.24 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)



(8) Refreshing

This LSI has a function for controlling SDRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in SDCR. A continuous refreshing can be performed by setting the RRC2 to RRC0 bits in RTCSR. If SDRAM is not accessed for a long period, self-refresh mode, in which the power consumption for data retention is low, can be activated by setting both the RMODE bit and the RFSH bit to 1.

(a) Auto-refreshing

Refreshing is performed at intervals determined by the input clock selected by bits CKS2 to CKS0 in RTCSR, and the value set by in RTCOR. The value of bits CKS2 to CKS0 in RTCOR should be set so as to satisfy the refresh interval stipulation for the SDRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in SDCR, then make the CKS2 to CKS0 and RRC2 to RRC0 settings. When the clock is selected by bits CKS2 to CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an auto-refresh is performed for the number of times specified by the RRC2 to RRC0. At the same time, RTCNT is cleared to zero and the count-up is restarted.

Figure 7.25 shows the auto-refresh cycle timing. After starting, the auto refreshing, PALL command is issued in the Tp cycle to make all the banks to pre-charged state from active state when some bank is being pre-charged. Then REF command is issued in the Trr cycle after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR. A new command is not issued for the duration of the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR after the Trr cycle. The WTRC1 and WTRC0 bits must be set so as to satisfy the SDRAM refreshing cycle time stipulation (tRC). An idle cycle is inserted between the Tp cycle and Trr cycle when the setting value of the WTRP1 and WTRP0 bits in CS3WCR is longer than or equal to 1 cycle.


Figure 7.25 Auto-Refresh Timing



(b) Self-refreshing

Self-refresh mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit in SDCR to 1. After starting the self-refreshing, PALL command is issued in Tp cycle after the completion of the pre-charging bank. A SELF command is then issued after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WSR. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR.

Self-refresh timing is shown in figure 7.26. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting standby mode other than through a power-on reset, auto-refreshing is restarted if the RFSH bit is set to 1 and the RMODE bit is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refreshing takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately.

After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the LSI standby function, and is maintained even after recovery from standby mode due to an interrupt. Note that the necessary signals such as CKE must be driven even in standby state by setting the HIZCNT bit in CMNCR to 1.

In case of a power-on reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.



Figure 7.26 Self-Refresh Timing

(9) Relationship between Refresh Requests and Bus Cycles

If a refresh request occurs during bus cycle execution, the refresh cycle must wait for the bus cycle to be completed.

If a new refresh request occurs while waiting for the previous refresh request, the previous refresh request is deleted. To refresh correctly, a bus cycle longer than the refresh interval must be prevented from occurring.



(10) Power-Down Mode

If the PDOWN bit in SDCR is set to 1, the SDRAM is placed in power-down mode by bringing the CKE signal to the low level in the non-access cycle. This power-down mode can effectively lower the power consumption in the non-access cycle. However, please note that if an access occurs in power-down mode, a cycle of overhead occurs because a cycle is needed to assert the CKE in order to cancel the power-down mode.

Figure 7.27 shows the access timing in power-down mode.





(11) Power-On Sequence

In order to use SDRAM, mode setting must first be made for SDRAM after waiting for 100 µs or a longer period after powering on. This 100-µs or longer period should be obtained by a power-on reset generating circuit or software.

To perform SDRAM initialization correctly, the bus state controller registers must first be set, followed by a write to the SDRAM mode register. In SDRAM mode register setting, the address signal value at that time is latched by a combination of the CSn, RAS, CAS, and RD/WR signals. If the value to be set is X, the bus state controller provides for value X to be written to the SDRAM mode register by performing a write to address H'FFFC5000 + X for area 3 SDRAM. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/single write, CAS latency 2 to 3, wrap type = sequential, and burst length 1 supported by the LSI, arbitrary data is written in a byte-size access to the addresses shown in table 7.18. In this time 0 is output at the external address pins of A12 or later.

Table 7.18 Access Address in SDRAM Mode Register Write

Setting for Area 3

Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5440	H'0000440
	3	H'FFFC5460	H'0000460
32 bits	2	H'FFFC5880	H'0000880
	3	H'FFFC58C0	H'00008C0

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5040	H'0000040
	3	H'FFFC5060	H'0000060
32 bits	2	H'FFFC5080	H'0000080
	3	H'FFFC50C0	H'00000C0



Mode register setting timing is shown in figure 7.28. A PALL command (all bank pre-charge command) is firstly issued. A REF command (auto refresh command) is then issued 8 times. An MRS command (mode register write command) is finally issued. Idle cycles, of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR, are inserted between the PALL and the first REF. Idle cycles, of which number is specified by the WTRC1 and WTRC0 bits in CS3WCR, are inserted between REF and REF, and between the 8th REF and MRS. Idle cycles, of which number is one or more, are inserted between the MRS and a command to be issued next.

It is necessary to keep idle time of certain cycles for SDRAM before issuing PALL command after power-on. Refer to the manual of the SDRAM for the idle time to be needed. When the pulse width of the reset signal is longer than the idle time, mode register setting can be started immediately after the reset, but care should be taken when the pulse width of the reset signal is shorter than the idle time.



Figure 7.28 SDRAM Mode Write Timing (Based on JEDEC)

(12) Low-Power SDRAM

The low-power SDRAM can be accessed using the same protocol as the normal SDRAM.

The differences between the low-power SDRAM and normal SDRAM are that partial refresh takes place that puts only a part of the SDRAM in the self-refresh state during the self-refresh function, and that power consumption is low during refresh under user conditions such as the operating temperature. The partial refresh is effective in systems in which there is data in a work area other than the specific area can be lost without severe repercussions.

The low-power SDRAM supports the extension mode register (EMRS) in addition to the mode registers as the normal SDRAM. This LSI supports issuing of the EMRS command.

The EMRS command is issued according to the conditions specified in table below. For example, if data H'0YYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL \rightarrow REF \times 8 \rightarrow MRS \rightarrow EMRS. In this case, the MRS and EMRS issue addresses are H'0000XX0 and H'YYYYYYY, respectively. If data H'1YYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> MRS -> EMRS.

Table 7.19 Output Addresses when EMRS Command Is Issued

Command to be Issued	Access Address	Access Data	Write Access Size	MRS Command Issue Address	EMRS Command Issue Address
CS3 MRS	H'FFFC5XX0	H'******	16 bits	H'0000XX0	—
CS3 MRS + EMRS	H'FFFC5XX0	Η'0ΥΥΥΥΥΥΥ	32 bits	H'0000XX0	ΗΎΥΥΥΥΥ
(with refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'1YYYYYYY	32 bits	H'0000XX0	ΗΎΥΥΥΥΥ
(without refresh)					







Figure 7.29 EMRS Command Issue Timing

• Deep power-down mode

The low-power SDRAM supports the deep power-down mode as a low-power consumption mode. In the partial self-refresh function, self-refresh is performed on a specific area. In the deep power-down mode, self-refresh will not be performed on any memory area. This mode is effective in systems where all of the system memory areas are used as work areas.

If the RMODE bit in the SDCR is set to 1 while the DEEP and RFSH bits in the SDCR are set to 1, the low-power SDRAM enters the deep power-down mode. If the RMODE bit is cleared to 0, the CKE signal is pulled high to cancel the deep power-down mode. Before executing an access after returning from the deep power-down mode, the power-up sequence must be re-executed.



Figure 7.30 Deep Power-Down Mode Transition Timing



7.5.6 SRAM Interface with Byte Selection

The SRAM interface with byte selection is for access to an SRAM which has a byte-selection pin $(\overline{\text{WEn}})$. This interface has 16-bit data pins and accesses SRAMs having upper and lower byte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the SRAM interface with byte selection is the same as that for the normal space interface. While in read access of a byte-selection SRAM interface, the byte-selection signal is output from the $\overline{\text{WEn}}$ pin, which is different from that for the normal space interface. The basic access timing is shown in figure 7.31. In write access, data is written to the memory according to the timing of the byte-selection pin ($\overline{\text{WEn}}$). For details, please refer to the Data Sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the $\overline{\text{WEn}}$ pin and RD/ $\overline{\text{WR}}$ pin timings change. Figure 7.32 shows the basic access timing. In write access, data is written to the memory according to the timing of the write enable pin (RD/ $\overline{\text{WR}}$). The data hold timing from RD/ $\overline{\text{WR}}$ negation to data write must be acquired by setting the HW1 and HW0 bits in CSnWCR. Figure 7.33 shows the access timing when a software wait is specified.



Figure 7.31 Basic Access Timing for SRAM with Byte Selection (BAS = 0)







Figure 7.32 Basic Access Timing for SRAM with Byte Selection (BAS = 1)



Figure 7.33 Wait Timing for SRAM with Byte Selection (BAS = 1) (SW[1:0] = 01, WR[3:0] = 0001, HW[1:0] = 01)



Figure 7.34 Example of Connection with 32-Bit Data-Width SRAM with Byte Selection



Figure 7.35 Example of Connection with 16-Bit Data-Width SRAM with Byte Selection

7.5.7 PCMCIA Interface

With this LSI, areas 5 and 6 can be used for the IC memory card and I/O card interface defined in the JEIDA specifications version 4.2 (PCMCIA2.1 Rev. 2.1) by specifying bits TYPE[2:0] in CSnBCR (n = 5 and 6) to B'101. In addition, the bits SA[1:0] in CSnWCR (n = 5 and 6) assign the upper or lower 32 Mbytes of each area to IC memory card or I/O card interface. For example, if the bits SA1 and SA0 in CS5WCR are set to 1 and cleared to 0, respectively, the upper 32 Mbytes of area 5 are used for IC memory card interface and the lower 32 Mbytes are used for I/O card interface.

When the PCMCIA interface is used, the bus size must be specified as 8 bits or 16 bits using the bits BSZ[1:0] in CS5BCR or CS6BCR.

Figure 7.36 shows an example of connection between this LSI and a PCMCIA card. To enable hot swapping (insertion and removal of the PCMCIA card with the system power turned on), tri-state buffers must be connected between the LSI and the PCMCIA card.

In the JEIDA and PCMCIA standards, operation in big endian mode is not clearly defined. Consequently, the provided PCMCIA interface in big endian mode is available only for this LSI.





Figure 7.36 Example of PCMCIA Interface Connection

(1) Basic Timing for Memory Card Interface

Figure 7.37 shows the basic timing of the PCMCIA IC memory card interface. When areas 5 and 6 are specified as the PCMCIA interface, the bus is accessed with the IC memory card interface according to the SA[1:0] bit settings in CS5WCR and CS6WCR. If the external bus frequency (CKIO) increases, the setup times and hold times for the address pins (A25 to A0), card enable signals ($\overline{CE1A}$, $\overline{CE2A}$, $\overline{CE1B}$, $\overline{CE2B}$), and write data (D15 to D0) to the \overline{RD} and \overline{WE} signals become insufficient. To prevent this error, this LSI enables the setup times and hold times for areas 5 and 6 to be specified independently, using CS5WCR and CS6WCR. In the PCMCIA interface, as in the normal space interface, a software wait or hardware wait using the \overline{WAIT} pin can be inserted. Figure 7.38 shows the PCMCIA memory bus wait timing.



Figure 7.37 Basic Access Timing for PCMCIA Memory Card Interface



Figure 7.38 Wait Timing for PCMCIA Memory Card Interface (TED[3:0] = B'0010, PCW[3:0] = B'0000, TEH[3:0] = B'0001, Hardware Wait = 1)

A port is used to generate the $\overline{\text{REG}}$ signal that switches between the common memory and attribute memory. As shown in the example in figure 7.39, when the total memory space necessary for the common memory and attribute memory is 32 Mbytes or less, pin A24 can be used as the $\overline{\text{REG}}$ signal to allocate a 16-Mbyte common memory space and a 16-Mbyte attribute memory space.



Figure 7.39 Example of PCMCIA Space Allocation (CS5WCR.SA[1:0] = B'10, CS6WCR.SA[1:0] = B'10)



(2) Basic Timing for I/O Card Interface

Figures 7.40 and 7.41 show the basic timing for the PCMCIA I/O card interface.

When accessing an I/O card through the PCMCIA interface, be sure to access the space as cachedisabled.

Switching between I/O card and IC memory card interfaces in the respective address spaces is accomplished by the SA[1:0] bit settings in CS5WCR and CS6WCR.

The IOIS16 pin can be used for dynamic adjustment of the width of the I/O bus in access to an I/O card via the PCMCIA interface when little endian mode has been selected. When the bus width of area 5 or 6 is set to 16 bits and the IOIS16 signal is driven high during a cycle of word-unit access to the I/O card bus, the bus width will be recognized as 8 bits and only 8 bits of data will be accessed during the current cycle of the I/O card bus. Operation will automatically continue with access to the remaining 8 bits of data.

The $\overline{IOIS16}$ signal is sampled on falling edges of the CKIO in Tpci0 as well as all Tpci0w cycles for which the TED3 to TED0 bits are set to 1.5 cycles or more, and the $\overline{CE2A}$ and $\overline{CE2B}$ signals are updated after 1.5 cycles of the CKIO signal from the sampling point of Tpci0. Ensure that the $\overline{IOIS16}$ signal is defined at all sampling points and does not change along the way.

Set the TED3 to TED0 bits to satisfy the requirement of the PC card in use with regard to setup timing from $\overline{\text{ICIORD}}$ or $\overline{\text{ICIORD}}$ to $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$.

The basic waveforms for dynamic bus-size adjustment are shown in figure 7.41.

Since the $\overline{\text{IOIS16}}$ signal is not supported in big endian mode, the $\overline{\text{IOIS16}}$ signal should be fixed to the low level when big endian mode has been selected.







Figure 7.41 Dynamic Bus-Size Adjustment Timing for PCMCIA I/O Card Interface (TED[3:0] = B'0010, PCW[3:0] = B'0000, TEH[3:0] = B'0001, Hardware Wait = 1)

7.5.8 Wait between Access Cycles

As the operating frequency of LSIs becomes higher, the off-operation of the data buffer often collides with the next data access when the read operation from devices with slow access speed is completed. As a result of these collisions, the reliability of the device is low and malfunctions may occur. A function that avoids data collisions by inserting idle (wait) cycles between continuous access cycles has been newly added.

The number of wait cycles between access cycles can be set by the WM bit in CSnWCR, bits IWW2 to IWW0, IWRWD2 to IWRWD0, IWRWS2 to IWRWS0, IWRRD2 to IWRRD0, and IWRRS2 to IWRRS 0 in CSnBCR, and bits DMAIW2 to DMAIW0 and DMAIWA in CMNCR. The conditions for setting the idle cycles between access cycles are shown below.

- 1. Continuous access cycles are write-read or write-write
- 2. Continuous access cycles are read-write for different spaces
- 3. Continuous access cycles are read-write for the same space
- 4. Continuous access cycles are read-read for different spaces
- 5. Continuous access cycles are read-read for the same space
- 6. Data output from an external device caused by DMA single address transfer is followed by data output from another device that includes this LSI (DMAIWA = 0)
- 7. Data output from an external device caused by DMA single address transfer is followed by any type of access (DMAIWA = 1)

For the specification of the number of idle cycles between access cycles described above, refer to the description of each register.

Besides the idle cycles between access cycles specified by the registers, idle cycles must be inserted to interface with the internal bus or to obtain the minimum pulse width for a multiplexed pin (\overline{WEn}). The following gives detailed information about the idle cycles and describes how to estimate the number of idle cycles.

The number of idle cycles on the external bus from $\overline{\text{CSn}}$ negation to $\overline{\text{CSn}}$ or $\overline{\text{CSn}}$ assertion is described below. Here, $\overline{\text{CSn}}$ and $\overline{\text{CSm}}$ also include $\overline{\text{CE2A}}$ and $\overline{\text{CE2B}}$ for PCMCIA.

There are eight conditions that determine the number of idle cycles on the external bus as shown in table 7.20. The effects of these conditions are shown in figure 7.42.

No.	Condition	Description	Range	Note
[1]	DMAIW[2:0] in CMNCR	These bits specify the number of idle cycles for DMA single address transfer. This condition is effective only for single address transfer and generates idle cycles after the access is completed.	0 to 12	When 0 is specified for the number of idle cycles, the DACK signal may be asserted continuously. This causes a discrepancy between the number of cycles detected by the device with DACK and the DMAC transfer count, resulting in a malfunction.
[2]	IW***[2:0] in CSnBCR	These bits specify the number of idle cycles for access other than single address transfer. The number of idle cycles can be specified independently for each combination of the previous and next cycles. For example, in the case where reading CS3 space followed by reading other CS space, the bits IWRRD[2:0] in CS3BCR should be set to B'100 to specify six or more idle cycles. This condition is effective only for access cycles other than single address transfer and generates idle cycles after the access is completed.	0 to 12	Do not set 0 for the number of idle cycles between memory types which are not allowed to be accessed successively.
[3]	SDRAM-related bits in CSnWCR	These bits specify precharge completion and startup wait cycles and idle cycles between commands for SDRAM access. This condition is effective only for SDRAM access and generates idle cycles after the access is completed	0 to 3	Specify these bits in accordance with the specification of the target SDRAM.
[4]	WM in CSnWCR	This bit enables or disables external $\overline{\text{WAIT}}$ pin input for the memory types other than SDRAM. When this bit is cleared to 0 (external $\overline{\text{WAIT}}$ enabled), one idle cycle is inserted to check the external $\overline{\text{WAIT}}$ pin input after the access is completed. When this bit is set to 1 (disabled), no idle cycle is generated.	0 or 1	

Table 7.20 Conditions for Determining Number of Idle Cycles



No.	Condition	Description	Range	Note
[5]	Read data transfer cycle	One idle cycle is inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the HM[1:0] bits in CSnWCR are not B'00.	0 or 1	One idle cycle is always generated after a read cycle with SDRAM or PCMCIA interface.
[6]	Internal bus idle cycles, etc.	External bus access requests from the CPU or DMAC and their results are passed through the internal bus. The external bus enters idle state during internal bus idle cycles or while a bus other than the external bus is being accessed. This condition is not effective for divided access cycles, which are generated by the BSC when the access size is larger than the external data bus width.	0 or larger	The number of internal bus idle cycles may not become 0 depending on the I\oplus:B\oplus clock ratio. Tables 7.21 and 7.22 show the relationship between the clock ratio and the minimum number of internal bus idle cycles.
[7]	Write data wait cycles	During write access, a write cycle is executed on the external bus only after the write data becomes ready. This write data wait period generates idle cycles before the write cycle. Note that when the previous cycle is a write cycle and the internal bus idle cycles are shorter than the previous write cycle, write data can be prepared in parallel with the previous write cycle and therefore, no idle cycle is generated (write buffer effect).	0 or 1	For write \rightarrow write or write \rightarrow read access cycles, successive access cycles without idle cycles are frequently available due to the write buffer effect described in the left column. If successive access cycles without idle cycles are not allowed, specify the minimum number of idle cycles between access cycles through CSnBCR.
[8]	Idle cycles between different memory types	To ensure the minimum pulse width on the signal-multiplexed pins, idle cycles may be inserted before access after memory types are switched. For some memory types, idle cycles are inserted even when memory types are not switched.	0 to 2.5	The number of idle cycles depends on the target memory types. See table 7.23.

In the above conditions, a total of four conditions, that is, condition [1] or [2] (either one is effective), condition [3] or [4] (either one is effective), a set of conditions [5] to [7] (these are generated successively, and therefore the sum of them should be taken as one set of idle cycles), and condition [8] are generated at the same time. The maximum number of idle cycles among these four conditions become the number of idle cycles on the external bus. To ensure the minimum idle cycles, be sure to make register settings for condition [1] or [2].



Figure 7.42 Idle Cycle Conditions

	Clock Ratio (lø:Bø)						
CPU Operation	8:1	6:1	4:1	3:1	2:1	1:1	
Write \rightarrow write	1	1	2	2	2	3	
Write \rightarrow read	0	0	0	0	0	1	
Read \rightarrow write	1	1	2	2	2	3	
$Read \to read$	0	0	0	0	0	1	

Table 7.21 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

Table 7.22 Minimum Number of Idle Cycles on Internal Bus (DMAC Operation)

	I ranster Mode				
DMAC Operation	Dual Address	Single Address			
Write \rightarrow write	0	2			
Write \rightarrow read	0 or 2	0			
Read \rightarrow write	0	0			
$\text{Read} \rightarrow \text{read}$	0	2			

Notes: 1. The write \rightarrow write and read \rightarrow read columns in dual address transfer indicate the cycles in the divided access cycles.

 For the write → read cycles in dual address transfer, 0 means different channels are activated successively and 2 means when the same channel is activated successively.

3. The write → read and read → write columns in single address transfer indicate the case when different channels are activated successively. The "write" means transfer from a device with DACK to external memory and the "read" means transfer from external memory to a device with DACK.

Table 7.23 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

	Next Cycle						
Previous Cycle	SRAM	Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	PCMCIA		
SRAM	0	0	1	1	0		
Byte SRAM (BAS = 0)	0	0	1	1	0		
Byte SRAM (BAS = 1)	1	1	0	0	1		
SDRAM	1	1	0	0	1		
PCMCIA	0	0	1	1	0		

Figure 7.43 shows sample estimation of idle cycles between access cycles. In the actual operation, the idle cycles may become shorter than the estimated value due to the write buffer effect or may become longer due to internal bus idle cycles caused by stalling in the pipeline due to CPU instruction execution or CPU register conflicts. Please consider these errors when estimating the idle cycles.

Sample estimation o	of the num	ber of idle	clock cycl	es (states) between cycles of bus access
We consider CPU ad For this transfer, the	ccess for t	the transfe e read fron	r of data fr n CS5 →re	rom the CS ead from C	S5 to the CS6 space. S5 →write to CS6→write to CS6 is repeated.
Condition 0 is specified as th WM bit in CS5WCI HW[1:0] = 00 (no c If:Bf= 4:1 No other processir CS5 and CS6 are The items that decid R indicates reading	e number R and CS delay of C ng proceed connected le the num and W ind	of idle cyc 6WCR = 1 S negation ds during t I to SRAM aber of idle licates writ	cles betwe (external) he transfe for access e cycles are ing in the	en CS5BC WAIT_ pir r. s in 32-bit e estimate table belov	CR and CS6BCR. n disabled) units by a 32-bit-wide bus. d for the different transitions on between bus cycles. <i>w</i> .
Item	R→R	R→W	W→W	W→R	Note
(1)/(2)	0	0	0	0	Since CSnBCR is set to 0
(3)/(4)	0	0	0	0	When the WM bit is set to 1
(5)	1	1	0	0	Generated after the read cycle
(6)	0	2	2	0	See the description for If:Bf= 4:1 in table 7.21.
(7)	0	1	0	0	The effect of the write buffer is that idle cycles are not generated the second time.
(5)+(6)+(7)	1	4	2	0	
(8)	0	0	0	0	Due to SRAM->SRAM
Estimated number of idle cycles	1	4	2	0	Maximum value among (1)/(2), (3)/(4), (5)+(6)+(7), and (8)
Actual number	1	4	2	1	The mismatch in the case of $W \rightarrow R$ is because the estimat of the number of idle cycles for item (6) was zero. Since a loop-decision instruction is actually executed here,

Figure 7.43 Comparison between Estimated Idle Cycles and Actual Value



7.5.9 Others

(1) Reset

The bus state controller (BSC) can be initialized completely only at power-on reset. At power-on reset, all signals are negated and data output buffers are turned off regardless of the bus cycle state after the internal reset is synchronized with the internal clock. All control registers are initialized. In standby, sleep, and manual reset, control registers of the bus state controller are not initialized. At manual reset, only the current bus cycle being executed is completed. Since the RTCNT continues counting up during manual reset signal assertion, a refresh request occurs to initiate the refresh cycle.

(2) Access from the Side of the LSI Internal Bus Master

There are three types of LSI internal buses: a CPU bus, internal bus, and peripheral bus. The CPU and cache memory are connected to the CPU bus. Internal bus masters other than the CPU and bus state controller are connected to the internal bus. Low-speed peripheral modules are connected to the peripheral bus. Internal memories other than the cache memory are connected bidirectionally to the CPU bus and internal bus. Access from the CPU bus to the internal bus is enabled but access from the internal bus to the cache bus is disabled. This gives rise to the following problems.

On-chip bus masters such as DMAC other than the CPU can access internal memory other than the cache memory but cannot access the cache memory. If an on-chip bus master other than the CPU writes data to an external memory other than the cache, the contents of the external memory may differ from that of the cache memory. To prevent this problem, if the external memory whose contents is cached is written by an on-chip bus master other than the CPU, the corresponding cache memory should be purged by software.

In a cache-enabled space, if the CPU initiates read access, the cache is searched. If the cache stores data, the CPU latches the data and completes the read access. If the cache does not store data, the CPU performs four contiguous longword read cycles to perform cache fill operations via the internal bus. If a cache miss occurs in byte or word operand access or at a branch to an odd word boundary (4n + 2), the CPU performs four contiguous longword access cycles to perform a cache fill operation on the external interface. For a cache-disabled space, the CPU performs access according to the actual access addresses. For an instruction fetch to an even word boundary (4n + 2), the CPU performs longword access. For an instruction fetch to an odd word boundary (4n + 2), the CPU performs word access.

For a read cycle of an on-chip peripheral module, the cycle is initiated through the internal bus and peripheral bus. The read data is sent to the CPU via the peripheral bus, internal bus, and CPU bus.

In a write cycle for the cache-enabled space, the write cycle operation differs according to the cache write methods.

In write-back mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is then re-written to the cache. In the actual memory, data will not be re-written until data in the corresponding address is re-written. If data is not detected at the address corresponding to the cache, the cache is modified. In this case, data to be modified is first saved to the internal buffer, 16-byte data including the data corresponding to the address is then read, and data in the corresponding access of the cache is finally modified. Following these operations, a write-back cycle for the saved 16-byte data is executed.

In write-through mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is re-written to the cache simultaneously with the actual write via the internal bus. If data is not detected at the address corresponding to the cache, the cache is not modified but an actual write is performed via the internal bus.

Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can execute an access via the internal bus before the previous external bus cycle is completed in a write cycle. If the on-chip module is read or written after the external low-speed memory is written, the on-chip module can be accessed before the completion of the external low-speed memory write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed.

The write buffer of the BSC functions in the same way for an access by a bus master other than the CPU such as the DMAC. Accordingly, to perform dual address DMA transfers, the next read cycle is initiated before the previous write cycle is completed. Note, however, that if both the DMA source and destination addresses exist in external memory space, the next write cycle will not be initiated until the previous write cycle is completed.

Changing the registers in the BSC while the write buffer is operating may disrupt correct write access. Therefore, do not change the registers in the BSC immediately after a write access. If this change becomes necessary, do it after executing a dummy read of the write data.

In this LSI, the priority level applicable when there is a request for bus mastership for the internal bus from any of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC) can be set in the register.

When changing the priority level, rewrite the register after making sure that none of the A-DMAC (including F-DMAC), E-DMAC, and DMAC is started.

(3) On-Chip Peripheral Module Access

To access an on-chip module register, two or more peripheral module clock $(P\phi)$ cycles are required. Care must be taken in system design.

When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers.

For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR register to 1. However a dummy read of the STBCR register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR register is indispensable to complete writing to the STBY bit.

To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

Section 8 Direct Memory Access Controller (DMAC)

The DMAC can be used in place of the CPU to perform high-speed transfers between external devices that have DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external devices, and on-chip peripheral modules.

8.1 Features

- Number of channels: Eight channels (channels 0 to 7) selectable Two channels (channels 0 and 1) can receive external requests.
- 4-Gbyte physical address space
- Data transfer unit is selectable: Byte, word (two bytes), longword (four bytes), and 16 bytes (longword × 4)
- Maximum transfer count: 16,777,216 transfers (24 bits)
- Address mode: Dual address mode and single address mode are supported.
- Transfer requests
 - External request
 - On-chip peripheral module request
 - Auto request

The following modules can issue on-chip peripheral module requests.

- Six SCIF sources, two IIC3 sources, two CMT sources, two SSI sources, and two SDHI sources
- Selectable bus modes
 - Cycle steal mode (normal mode and intermittent mode)
 - Burst mode
- Selectable channel priority levels: The channel priority levels are selectable between fixed mode and round-robin mode.
- Interrupt request: An interrupt request can be sent to the CPU on completion of half- or fulldata transfer. Through the HE and HIE bits in CHCR, an interrupt is specified to be issued to the CPU when half of the initially specified DMA transfer is completed.
- External request detection: There are following four types of DREQ input detection.
 - Low level detection
 - High level detection
 - Rising edge detection
 - Falling edge detection



- Transfer request acknowledge and transfer end signals: Active levels for DACK and TEND can be set independently.
- Support of reload functions in DMA transfer information registers: DMA transfer using the same information as the current transfer can be repeated automatically without specifying the information again. Modifying the reload registers during DMA transfer enables next DMA transfer to be done using different transfer information.

The reload function can be enabled or disabled in each channel and in each reload register.





Figure 8.1 shows the block diagram of the DMAC.

Figure 8.1 Block Diagram of DMAC



8.2 Input/Output Pins

The external pins for DMAC are described below. Table 8.1 lists the configuration of the pins that are connected to external bus. DMAC has pins for two channels (channels 0 and 1) for external bus use.

Table 8.1Pin Configuration

Channel	Name	Abbreviation	I/O	Function
0	DMA transfer request	DREQ0	I	DMA transfer request input from an external device to channel 0
	DMA transfer request acknowledge	DACK0	0	DMA transfer request acknowledge output from channel 0 to an external device
1	DMA transfer request	DREQ1	I	DMA transfer request input from an external device to channel 1
	DMA transfer request acknowledge	DACK1	0	DMA transfer request acknowledge output from channel 1 to an external device
0	DMA transfer end	TEND0	0	DMA transfer end output for channel 0
1	DMA transfer end	TEND1	0	DMA transfer end output for channel 1

8.3 Register Descriptions

The DMAC has the registers listed in table 8.2. There are four control registers and three reload registers for each channel, and one common control register is used by all channels. In addition, there is one extension resource selector per two channels. Each channel number is expressed in the register names, as in SAR_0 for SAR in channel 0.

Table 8.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	DMA source address register_0	SAR_0	R/W	H'00000000	H'FFFE1000	16, 32
	DMA destination address register_0	DAR_0	R/W	H'00000000	H'FFFE1004	16, 32
	DMA transfer count register_0	DMATCR_0	R/W	H'00000000	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	R/W* ¹	H'00000000	H'FFFE100C	8, 16, 32
	DMA reload source address register_0	RSAR_0	R/W	H'00000000	H'FFFE1100	16, 32
	DMA reload destination address register_0	RDAR_0	R/W	H'00000000	H'FFFE1104	16, 32
	DMA reload transfer count register_0	RDMATCR_0	R/W	H'00000000	H'FFFE1108	16, 32
1	DMA source address register_1	SAR_1	R/W	H'00000000	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	R/W	H'00000000	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	R/W	H'00000000	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	R/W* ¹	H'00000000	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	R/W	H'00000000	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	R/W	H'00000000	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	R/W	H'00000000	H'FFFE1118	16, 32



Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	DMA source address register_2	SAR_2	R/W	H'00000000	H'FFFE1020	16, 32
	DMA destination address register_2	DAR_2	R/W	H'00000000	H'FFFE1024	16, 32
	DMA transfer count register_2	DMATCR_2	R/W	H'00000000	H'FFFE1028	16, 32
	DMA channel control register_2	CHCR_2	R/W* ¹	H'00000000	H'FFFE102C	8, 16, 32
	DMA reload source address register_2	RSAR_2	R/W	H'00000000	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	R/W	H'00000000	H'FFFE1124	16, 32
	DMA reload transfer count register_2	RDMATCR_2	R/W	H'00000000	H'FFFE1128	16, 32
3	DMA source address register_3	SAR_3	R/W	H'00000000	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	R/W	H'00000000	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	R/W	H'00000000	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	R/W* ¹	H'00000000	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	R/W	H'00000000	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	R/W	H'00000000	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	R/W	H'00000000	H'FFFE1138	16, 32
Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
---------	---	--------------	-------------------	---------------	------------	----------------
4	DMA source address register_4	SAR_4	R/W	H'00000000	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	R/W	H'00000000	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	R/W	H'00000000	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	R/W* ¹	H'00000000	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	R/W	H'00000000	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	R/W	H'00000000	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	R/W	H'00000000	H'FFFE1148	16, 32
5	DMA source address register_5	SAR_5	R/W	H'00000000	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	R/W	H'00000000	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	R/W	H'00000000	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	R/W* ¹	H'00000000	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	R/W	H'00000000	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	R/W	H'00000000	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	R/W	H'00000000	H'FFFE1158	16, 32



Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size	
6	DMA source address register_6	SAR_6	R/W	H'00000000	H'FFFE1060	16, 32	
	DMA destination address register_6	DAR_6	R/W	H'00000000	H'FFFE1064	16, 32	
	DMA transfer count register_6	DMATCR_6	R/W	H'00000000	H'FFFE1068	16, 32	
	DMA channel control register_6	CHCR_6	R/W* ¹	H'00000000	H'FFFE106C	8, 16, 32	
	DMA reload source address register_6	RSAR_6	R/W	H'00000000	H'FFFE1160	16, 32	
	DMA reload destination address register_6	RDAR_6	R/W	H'00000000	H'FFFE1164	16, 32	
	DMA reload transfer count register_6	RDMATCR_6	R/W	H'00000000	H'FFFE1168	16, 32	
7	DMA source address register_7	SAR_7	R/W	H'00000000	H'FFFE1070	16, 32	
	DMA destination address register_7	DAR_7	R/W	H'00000000	H'FFFE1074	16, 32	
	DMA transfer count register_7	DMATCR_7	R/W	H'00000000	H'FFFE1078	16, 32	
	DMA channel control register_7	CHCR_7	R/W*1	H'00000000	H'FFFE107C	8, 16, 32	
	DMA reload source address register_7	RSAR_7	R/W	H'00000000	H'FFFE1170	16, 32	
	DMA reload destination address register_7	RDAR_7	R/W	H'00000000	H'FFFE1174	16, 32	
	DMA reload transfer count register_7	RDMATCR_7	R/W	H'00000000	H'FFFE1178	16, 32	

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	DMA operation register	DMAOR	R/W* ²	H'0000	H'FFFE1200	8, 16
0 and 1	DMA extension resource selector 0	DMARS0	R/W	H'0000	H'FFFE1300	16
2 and 3	DMA extension resource selector 1	DMARS1	R/W	H'0000	H'FFFE1304	16
4 and 5	DMA extension resource selector 2	DMARS2	R/W	H'0000	H'FFFE1308	16
6 and 7	DMA extension resource selector 3	DMARS3	R/W	H'0000	H'FFFE130C	16
		<u></u>				

Notes: 1. For the HE and TE bits in CHCRn, only 0 can be written to clear the flags after 1 is read.

2. For the AE and NMIF bits in DMAOR, only 0 can be written to clear the flags after 1 is read.

8.3.1 DMA Source Address Registers (SAR)

The DMA source address registers (SAR) are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address. When the data of an external device with DACK is transferred in single address mode, SAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	_	—	—	—	_	—	—	_	—	—	—	—
Initial value: R/W:	0 R/W															

8.3.2 DMA Destination Address Registers (DAR)

The DMA destination address registers (DAR) are 32-bit readable/writable registers that specify the destination address of a DMA transfer. During a DMA transfer, these registers indicate the next destination address. When the data of an external device with DACK is transferred in single address mode, DAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		—		—			—	_		—	—	_	—	—	_	—
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	—		_	_	_		_	—	_	_	—	_	—
Initial value: R/W:	0 R/W															

8.3.3 DMA Transfer Count Registers (DMATCR)

The DMA transfer count registers (DMATCR) are 32-bit readable/writable registers that specify the number of DMA transfers. The transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these registers indicate the remaining transfer count.

The upper eight bits of DMATCR are always read as 0, and the write value should always be 0. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		—		_			_	-	-	_	—	_	_	_	_	—
Initial value: R/W:	0 R	0 R/W														
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	—	_	_	_	_	_	—	—	_	_	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

8.3.4 DMA Channel Control Registers (CHCR)

The DMA channel control registers (CHCR) are 32-bit readable/writable registers that control the DMA transfer mode.

The DO, AM, AL, DL, and DS bits which specify the DREQ and DACK external pin functions can be read and written to in channels 0 and 1, but they are reserved in channels 2 to 7. The TL bit which specifies the TEND external pin function can be read and written to in channels 0 and 1, but it is reserved in channels 2 to 7.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TC	_	_	RLD		_	_	_	DO	TL	_	_	HE	HIE	AM	AL
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R/W	R	R	R	R	R/W	R/W	R	R	R/(W)*	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DM	[1:0]	SM	[1:0]		RS[3:0]		DL	DS	ТВ	TS	[1:0]	IE	TE	DE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Descriptions
31	TC	0	R/W	Transfer Count Mode
				Specifies whether to transmit data once or for the count specified in DMATCR by one transfer request. This function is valid only at a request of the peripheral module. Note that when this bit is set to 0, the TB bit must not be set to 1 (burst mode). When the SCIF or IIC3 is selected for the transfer request source, this bit (TC) must not be set to 1.
				0: Transmits data once by one transfer request.
				1: Transmits data for the count specified in DMATCR by one transfer request.
30	_	0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



D:4	Dit Nama	Initial		Descriptions
DIL	Dit Name	value	R/W	Descriptions
29	RLDSAR	0	R/W	SAR Reload Function Enable or Disable
				Sets whether to enable or disable the reload function for SAR or DMATCR.
				0: Disables the reload function for SAR or DMATCR.
				1: Enables the reload function for SAR or DMATCR.
28	RLDDAR	0	R/W	DAR Reload Function Enable or Disable
				Sets whether to enable or disable the reload function for DAR or DMATCR.
				0: Disables the reload function for DAR or DMATCR.
				1: Enables the reload function for DAR or DMATCR.
27 to 24		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
23	DO	0	R/W	DMA Overrun
				Selects whether DREQ is detected by overrun 0 or by overrun 1. This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Detects DREQ by overrun 0.
				1: Detects DREQ by overrun 1.
22	TL	0	R/W	Transfer End Level
22 1				Specifies the TEND signal output is high active or low active. This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from TEND
				1: High-active output from TEND

Bit	Bit Name	Initial Value	R/W	Descriptions
21	_	0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	TEMASK	0	R/W	TE Set Mask
				Indicates that DMA transfer is not terminated when the TE bit is set to 1. By setting this bit together with the SAR reload function or the DAR reload function, DMA transfer can be executed until the transfer request is canceled. Upon detection of the rising or falling edge of an auto request or external request, this bit is ignored and the DMA transfer is terminated when the TE bit is set. Note that this function is enabled if either of the RLDSAR bit or the RLDDAR bit is set to 1.
				0: Terminates DMA if the TE bit is set.
				1: Continues DMA even if the TE bit is set.
19	HE	0	R/(W)*	Half-End Flag
19 HI				This bit is set to 1 when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				If DMA transfer ends because of an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR before the transfer count reaches half of the initial DMATCR value, the HE bit is not set to 1. If DMA transfer ends due to an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR after the HE bit is set to 1, the bit remains set to 1.
				To clear the HE bit, write 0 to it after $HE = 1$ is read.
				0: DMATCR > (DMATCR set before transfer starts)/2 during DMA transfer or after DMA transfer is terminated
				[Clearing condition]
				• Writing 0 after reading HE = 1.
				1: DMATCR \leq (DMATCR set before transfer starts)/2



		Initial		
Bit	Bit Name	Value	R/W	Descriptions
18	HIE	0	R/W	Half-End Interrupt Enable
				Specifies whether to issue an interrupt request to the CPU when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				When the HIE bit is set to 1, the DMAC requests an interrupt to the CPU when the HE bit becomes 1.
				0: Disables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2.
				1: Enables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2.
17	AM	0	R/W	Acknowledge Mode
				Specifies whether DACK is output in data read cycle or in data write cycle in dual address mode.
				In single address mode, DACK is always output regardless of the specification by this bit.
				This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: DACK output in read cycle (dual address mode)
				1: DACK output in write cycle (dual address mode)
16	AL	0	R/W	Acknowledge Level
				Specifies the DACK (acknowledge) signal output is high active or low active.
				This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from DACK
				1: High-active output from DACK



Bit	Bit Name	Initial Value	R/W	Descriptions
15,14	DM[1:0]	00	R/W	Destination Address Mode
				These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)
				00: Fixed destination address
				01: Destination address is incremented (+1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer)
				 Destination address is decremented (-1 in 8-bit transfer, -2 in 16-bit transfer, -4 in 32-bit transfer, setting prohibited in 16-byte transfer)
				11: Setting prohibited
13, 12	SM[1:0]	00	R/W	Source Address Mode
				These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.)
				00: Fixed source address
				01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword- unit transfer, +16 in 16-byte-unit transfer)
				 Source address is decremented (-1 in byte-unit transfer, -2 in word-unit transfer, -4 in longword- unit transfer, setting prohibited in 16-byte-unit transfer)
				11: Setting prohibited



		Initial		
Bit	Bit Name	Value	R/W	Descriptions
11 to 8	RS[3:0]	0000	R/W	Resource Select
				These bits specify which transfer requests will be sent to the DMAC. The changing of transfer request source should be done in the state when DMA enable bit (DE) is set to 0.
				0000: External request, dual address mode
				0001: Setting prohibited
				0010: External request/single address mode External address space → External device with DACK
				0011: External request/single address mode
				External device with DACK \rightarrow External address space
				0100: Auto request
				0101: Setting prohibited
				0110: Setting prohibited
				0111: Setting prohibited
				1000: DMA extension resource selector
				1001: Setting prohibited
				1010: Setting prohibited
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
				Note: External request specification is valid only in CHCR_0 to CHCR_3. If a request source is selected in channels CHCR_4 to CHCR_7, no operation will be performed.

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
7	DL	0	R/W	DREQ Level
6	DS	0	R/W	DREQ Edge Select
				These bits specify the sampling method of the DREQ pin input and the sampling level.
				These bits are valid only in CHCR_0 and CHCR_1. These bits are reserved in CHCR_2 to CHCR_7; they are always read as 0 and the write value should always be 0.
				If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored.
				00: DREQ detected in low level
				01: DREQ detected at falling edge
				10: DREQ detected in high level
				11: DREQ detected at rising edge
5	ТВ	0	R/W	Transfer Bus Mode
				Specifies the bus mode when DMA transfers data. Note that the burst mode must not be selected when $TC = 0$.
				0: Cycle steal mode
				1: Burst mode
4, 3	TS[1:0]	00	R/W	Transfer Size
				These bits specify the size of data to be transferred.
				Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified.
				00: Byte unit
				01: Word unit (two bytes)
				10: Longword unit (four bytes)
				11: 16-byte (four longword) unit



Di4	Rit Nama	Initial Value		Descriptions
ы	Dit Name	value	R/W	Descriptions
2	IE	0	R/W	Interrupt Enable
				Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1.
				0: Disables an interrupt request.
				1: Enables an interrupt request.
1	TE	0	R/(W)*	Transfer End Flag
				This bit is set to 1 when DMATCR becomes 0 and DMA transfer ends.
				The TE bit is not set to 1 in the following cases.
				• DMA transfer ends due to an NMI interrupt or DMA address error before DMATCR becomes 0.
				• DMA transfer is ended by clearing the DE bit and DME bit in DMA operation register (DMAOR).
				To clear the TE bit, write 0 after reading $TE = 1$.
				If the TEMASK bit is 0 and the TE bit is set, transfer is not enabled even if the DE bit is set to 1.
				0: During the DMA transfer or DMA transfer has been terminated
				[Clearing condition]
				• Writing 0 after reading TE = 1
				1: DMA transfer ends by the specified count (DMATCR = 0)

Bit	Bit Name	Initial Value	R/W	Descriptions
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto request mode, DMA transfer starts by setting the DE bit and DME bit in DMAOR to 1. In this case, all of the bits TE, NMIF in DMAOR, and AE must be 0. In an external request or peripheral module request, DMA transfer starts if DMA transfer request is generated by the devices or peripheral modules after setting the bits DE and DME to 1. If the TEMASK bit is 1, the NMIF and AE bits must be 0 upon detection of the low or high level of an external request and at a request of the peripheral module. If the TEMASK bit is 0, the TE bit must also be 0. As with auto request mode, all of the TE, NMIF, and AE bits must be 0 upon detection of the rising or falling edge of an external request. Clearing the DE bit to 0 can terminate the DMA transfer.
				0: DMA transfer disabled
				1: DMA transfer enabled
Noto: *	Only 0 can b	o writton to	o cloar the	e flag after 1 is read

Note: * Only 0 can be written to clear the flag after 1 is read.



8.3.5 DMA Reload Source Address Registers (RSAR)

The DMA reload source address registers (RSAR) are 32-bit readable/writable registers.

When the SAR reload function is enabled, the RSAR value is written to the source address register (SAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RSAR during the current DMA transfer. When the SAR reload function is disabled, RSAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	_	_	_	_	_	—	_	_	—	_	_	_	_	_
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	_	_	_	—	—	—	_	_	—		_	_		—
Initial value: R/W:	0 R/W															

8.3.6 DMA Reload Destination Address Registers (RDAR)

The DMA reload destination address registers (RDAR) are 32-bit readable/writable registers.

When the DAR reload function is enabled, the RDAR value is written to the destination address register (SAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDAR during the current DMA transfer. When the DAR reload function is disabled, RDAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	—	_	—			_			_	_			_		—
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		—		_	_	_	_	_	-	_	_		_	_	_	
Initial value: R/W:	0 R/W															



8.3.7 DMA Reload Transfer Count Registers (RDMATCR)

The DMA reload transfer count registers (RDMATCR) are 32-bit readable/writable registers.

When the SAR or DAR reload function is enabled, the RDMATCR value is written to the transfer count register (DMATCR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDMATCR during the current DMA transfer. When the SAR or DAR reload function is disabled, RDMATCR is ignored.

The upper eight bits of RDMATCR are always read as 0, and the write value should always be 0.

As in DMATCR, the transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	—	_	_	_	_	_	_	_	_	—	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		—	_	_	—	_	_	_	_	_	_	—	_	_	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

8.3.8 DMA Operation Register (DMAOR)

The DMA operation register (DMAOR) is a 16-bit readable/writable register that specifies the priority level of channels at the DMA transfer. This register also shows the DMA transfer status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	CMS	S[1:0]	—	—	PR	[1:0]	_	—	—	_	_	AE	NMIF	DME
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R	R	R/(W)*	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	CMS[1:0]	00	R/W	Cycle Steal Mode Select
				These bits select either normal mode or intermittent mode in cycle steal mode.
				It is necessary that the bus modes of all channels be set to cycle steal mode to make the intermittent mode valid.
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer for every 16 cycles of $B\phi$ clock.
				11: Intermittent mode 64
				Executes one DMA transfer for every 64 cycles of $B\phi$ clock.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
9, 8	PR[1:0]	00	R/W	Priority Mode
				These bits select the priority level between channels when there are transfer requests for multiple channels simultaneously.
				00: Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7
				01: Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7
				10: Setting prohibited
				11: Round-robin mode (only supported in CH0 to CH3)
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	AE	0	R/(W)*	Address Error Flag
				Indicates whether an address error has occurred by the DMAC. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				0: No DMAC address error
				1: DMAC address error occurred
				[Clearing condition]
				• Writing 0 after reading AE = 1
1	NMIF	0	R/(W)*	NMI Flag
				Indicates that an NMI interrupt occurred. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				When the NMI is input, the DMA transfer in progress can be done in one transfer unit. Even if the NMI interrupt is input while the DMAC is not in operation, the NMIF bit is set to 1.
				0: No NMI interrupt
				1: NMI interrupt occurred
				[Clearing condition]
				• Writing 0 after reading NMIF = 1

Bit	Bit Name	Initial Value	R/W	Description
0	DME	0	R/W	DMA Master Enable
				Enables or disables DMA transfer on all channels. If the DME bit and DE bit in CHCR are set to 1, DMA transfer is enabled.
				However, transfer is enabled only when the TE bit in CHCR of the transfer corresponding channel, the NMIF bit in DMAOR, and the AE bit are all cleared to 0. Clearing the DME bit to 0 can terminate the DMA transfer on all channels.
				0: DMA transfer is disabled on all channels
				1: DMA transfer is enabled on all channels



If the priority mode bits are modified after a DMA transfer, the channel priority is initialized. If fixed mode 2 is specified, the channel priority is specified as CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7. If fixed mode 1 is specified, the channel priority is specified as CH0 > CH1 >CH2 > CH3 > CH4 > CH5 > CH6 > CH7. If the round-robin mode is specified, the transfer end channel is reset.

Table 8.3 show the priority change in each mode (modes 0 to 2) specified by the priority mode bits. In each priority mode, the channel priority to accept the next transfer request may change in up to three ways according to the transfer end channel.

For example, when the transfer end channel is channel 1, the priority of the channel to accept the next transfer request is specified as CH2 > CH3 > CH0 > CH1 > CH4 > CH5 > CH6 > CH7. When the transfer end channel is any one of the channels 4 to 7, round-robin will not be applied and the priority level is not changed at the end of transfer in the channels 4 to 7.

The DMAC internal operation for an address error is as follows:

- No address error: Read (source to DMAC) \rightarrow Write (DMAC to destination)
- Address error in source address: Nop \rightarrow Nop
- Address error in destination address: Read \rightarrow Nop •



	Transfer	Priority Mode		e Priority Level at the End of Transfer									
	End	E	Bits	High	◀—						Low		
Mode	CH No.	PR[1]	PR[0]	0	1	2	3	4	5	6	7		
Mode 0 (fixed mode 1)	Any channel	0	0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7		
Mode 1 (fixed mode 2)	Any channel	0	1	CH0	CH4	CH1	CH5	CH2	CH6	CH3	CH7		
Mode 2	CH0	1	1	CH1	CH2	СНЗ	CH0	CH4	CH5	CH6	CH7		
(round-robin mode)	CH1	1	1	CH2	CH3	CH0	CH1	CH4	CH5	CH6	CH7		
	CH2	1	1	СНЗ	CH0	CH1	CH2	CH4	CH5	CH6	CH7		
	СНЗ	1	1	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7		
	CH4	1	1	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7		
	CH5	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7		
	CH6	1	1	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7		
	CH7	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7		

Table 8.3 Combinations of Priority Mode Bits

8.3.9 DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)

The DMA extension resource selectors (DMARS) are 16-bit readable/writable registers that specify the DMA transfer sources from peripheral modules in each channel. DMARS0 is for channels 0 and 1, DMARS1 is for channels 2 and 3, DMARS2 is for channels 4 and 5, and DMARS3 is for channels 6 and 7. Table 8.4 shows the specifiable combinations.

This register can specify transfer requests from six SCIF sources, two IIC3 sources, two CMT sources, two USB sources, two SSI sources, and two SDHI sources.

DMARS0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH1 M	1ID[5:0]			CH1 R	ID[1:0]			CH0 N	/ID[5:0]			CH0 F	ID[1:0]
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
• DMA	RS1															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			СНЗ М	1ID[5:0]			CH3 R	ID[1:0]			CH2 N	/ID[5:0]			CH2 F	ID[1:0]
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
• DMA	RS2															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH5 N	1ID[5:0]			CH5 R	ID[1:0]			CH4 N	/ID[5:0]			CH4 F	ID[1:0]
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
• DMA	RS3															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH7 MID[5:0]			CH7 R	ID[1:0]			CH6 N	/ID[5:0]			CH6 F	ID[1:0]			
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

Transfer requests from the various modules specify MID and RID as shown in table 8.4.



Peripheral Module	Setting Value for One Channel ({MID, RID})	MID	RID	Function
USB_0	H'03	B'000000	B'11	—
USB_1	H'07	B'000001	B'11	_
SDHI	H'11	B'000100	B'01	Transmit
	H'12	B'000100	B'10	Receive
SSI_0	H'23	B'001000	B'11	—
SSI_1	H'27	B'001001	B'11	
IIC3_0	H'61	B'011000	B'01	Transmit
	H'62		B'10	Receive
SCIF_0	H'81	B'100000	B'10	Receive
	H'82		B'01	Transmit
SCIF_1	H'85	B'100001	B'10	Receive
	H'86		B'01	Transmit
SCIF_2	H'89	B'100010	B'10	Receive
	H'8A		B'01	Transmit
CMT_0	H'FB	B'111110	B'11	—
CMT_1	H'FF	B'111111	B'11	_

Table 8.4 DMARS Settings

When MID or RID other than the values listed in table 8.4 is set, the operation of this LSI is not guaranteed. The transfer request from DMARS is valid only when the resource select bits (RS[3:0]) in CHCR0 to CHCR7 have been set to B'1000. Otherwise, even if DMARS has been set, the transfer request source is not accepted.

8.4 Operation

When there is a DMA transfer request, the DMAC starts the transfer according to the predetermined channel priority order; when the transfer end conditions are satisfied, it ends the transfer. Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. In bus mode, the burst mode or the cycle steal mode can be selected.

8.4.1 Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR), DMA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), three reload registers (RSAR, RDAR, and RDMATCR), and DMA extension resource selector (DMARS) are set for the target transfer conditions, the DMAC transfers data according to the following procedure:

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TEMASK = 0 and TE = 0 [or TEMASK = 1], AE = 0, NMIF = 0)
- 2. When a transfer request comes and transfer is enabled, the DMAC transfers one transfer unit of data (depending on the TS[1:0] settings). For an auto request, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented by 1 for each transfer. The actual transfer flows vary by address mode and bus mode.
- 3. When half of the specified transfer count is exceeded (when DMATCR reaches half of the initial value), an HEI interrupt is sent to the CPU if the HIE bit in CHCR is set to 1.
- 4. When TEMASK = 0, if transfer has been completed for the specified count (that is, DMATCR reaches 0), the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt is sent to the CPU. When TEMASK = 1, if DMATCR reaches 0, TE is set to 1. The specified RSAR, RDAR, and RDMATC values are reloaded into RSAR, RDAR, and RDMATC, and the transfer operation continues until there are no more transfer requests.
- 5. When an address error in the DMAC or an NMI interrupt is generated, the transfer is terminated. Transfers are also terminated when the DE bit in CHCR or the DME bit in DMAOR is cleared to 0.

Figure 8.2 is a flowchart of this procedure.





Figure 8.2 DMA Transfer Flowchart

8.4.2 DMA Transfer Requests

DMA transfer requests are basically generated in either the data transfer source or destination, but they can also be generated in external devices and on-chip peripheral modules that are neither the transfer source nor destination.

Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. The request mode is selected by the RS[3:0] bits in CHCR_0 to CHCR_7 and DMARS0 to DMARS3.

(1) Auto-Request Mode

When there is no transfer request signal from an external source, as in a memory-to-memory transfer or a transfer between memory and an on-chip peripheral module unable to request a transfer, the auto-request mode allows the DMAC to automatically generate a transfer request signal internally. When the DE bits in CHCR_0 to CHCR_7 and the DME bit in DMAOR are set to 1, the transfer begins so long as the TE bits in CHCR_0 to CHCR_7, and the AE and NMIF bits in DMAOR are 0.

(2) External Request Mode

In this mode a transfer is performed at the request signals (DREQ0 and DREQ1) of an external device. Choose one of the modes shown in table 8.5 according to the application system. When the DMA transfer is enabled (for level detection, DE=1, DME=1, TEMASK = 0 and TE = 0 [or TEMASK = 1], AE=0, NMIF=0); for edge detection, DE=1, DME=1, TE=0, AE=0, NMIF=0), DMA transfer is performed upon a request at the DREQ input.

RS[3]	RS[2]	RS[1]	RS[0]	Address Mode	Transfer Source	Transfer Destination	
0	0	0	0	Dual address mode	Any	Any	
0	0	1	0	Single address mode	External memory, memory-mapped external device	External device with DACK	
			1	-	External device with DACK	External memory, memory-mapped external device	

Table 8.5 Selecting External Request Modes with the RS Bits



Choose to detect DREQ by either the edge or level of the signal input with the DL and DS bits in CHCR_0 and CHCR_1 as shown in table 8.6. The source of the transfer request does not have to be the data transfer source or destination. Upon detection of a rising or falling edge, one transfer request in burst mode causes the transfer to continue until DMATCR = 0 is reached. In cycle steal mode, one transfer request results in a single transfer.

CHCR			
DL bit	DS bit	Detection of External Request	
0	0	Low level detection	
	1	Falling edge detection	
1	0	High level detection	
	1	Rising edge detection	

Table 8.6 Selecting External Request Detection with DL and DS Bits

When DREQ is accepted, the DREQ pin enters the request accept disabled state (non-sensitive period). After issuing acknowledge DACK signal for the accepted DREQ, the DREQ pin again enters the request accept enabled state.

When DREQ is used by level detection, there are following two cases by the timing to detect the next DREQ after outputting DACK.

Overrun 0: Transfer is terminated after the same number of transfer has been performed as requests.

Overrun 1: Transfer is terminated after transfers have been performed for (the number of requests plus 1) times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

Table 8.7 Selecting External Request Detection with DO Bit

CHCR

DO bit	External Request
0	Overrun 0
1	Overrun 1

(3) On-Chip Peripheral Module Request

In this mode, the transfer is performed in response to the DMA transfer request signal from an onchip peripheral module.

Table 8.8 shows the list of DMAC transfer request signals sent from on-chip peripheral modules to DMAC.

When a transfer request signal is sent in on-chip peripheral module request mode while DMA transfer is enabled (DE=1, DME=1, TEMASK = 0 and TE = 0 [or TEMASK = 1], AE=0, NMIF=0), DMA transfer is performed.

For on-chip peripheral module requests, there are cases in which the transfer source and destination are fixed; see table 8.8.



CHCR	DMARS		DMA Transfer	DH H T H		- /		
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Transfer Source	Transfer Destination	Bus Mode	
1000	000000	11	USB	USB_DMA0 (receive FIFO full)	D0FIFO	Any	Cycle steal or burst	
				USB_DMA0 (transmit FIFO empty)	Any D0FIFO		-	
	000001	11	USB	USB_DMA1 (receive FIFO full)	D1FIFO	Any	-	
				USB_DMA1 (transmit FIFO empty)	Any	D1FIFO	-	
	000100	01	SDHI transmit	TXI (receive data empty)	Data register	Any	Cycle steal	
		10	SDHI receive	RXI (transmit data full)	Any	Data register	-	
	001000	11	SSI_0	DMA0 (transmit mode)	Any	SSITDR0	Cycle steal	
				DMA0 (receive mode)	SSIRDR0	Any	or burst	
	001001 11		SSI_1	DMA1 (transmit mode)	Any	SSITDR1	-	
				DMA1 (receive mode)	SSIRDR1	Any		
	011000	01	IIC3_0 transmit	TXI0 (transmit data empty)	Any	ICDRT0	Cycle steal	
		10	IIC3_0 receive	RXI0 (receive data full)	ICDRR0	Any	-	
	100000	01	SCIF_0 transmit	TXI0 (transmit FIFO data empty)	Any	SCFTDR_0	-	
		10	SCIF_0 receive	RXI0 (receive FIFO data full)	SCFRDR_0	Any	-	
	100001	01	SCIF_1 transmit	TXI1 (transmit FIFO data empty)	Any	SCFTDR_1	-	
		10	SCIF_1 receive	RXI1 (receive FIFO data full)	SCFRDR_1	Any		
	100010	01	SCIF_2 transmit	TXI2 (transmit FIFO data empty)	Any	SCFTDR_2	-	
	10		SCIF_2 receive	RXI2 (receive FIFO data full)	SCFRDR_2	Any		
	111110	11	CMT_0	CMI0 (compare match)	Any	Any	Cycle steal	
	111111	11	CMT_1	CMI1 (compare match)	Any Any		or burst	

RENESAS

Table 8.8 Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits

8.4.3 Channel Priority

When the DMAC receives simultaneous transfer requests on two or more channels, it selects a channel according to a predetermined priority order. Three modes (fixed mode 1, fixed mode 2, and round-robin mode) are selected using the PR1 and PR0 bits in DMAOR.

(1) Fixed Mode

In fixed modes, the priority levels among the channels remain fixed. There are two kinds of fixed modes as follows:

Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7

Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7

These are selected by the PR1 and PR0 bits in the DMA operation register (DMAOR).

(2) Round-Robin Mode

Each time one unit of word, byte, longword, or 16 bytes is transferred on one channel, the priority order is rotated. The channel on which the transfer was just finished is rotated to the lowest of the priority order among the four round-robin channels (channels 0 to 4). The priority of the channels other than the round-robin channels (channels 0 to 4) does not change even in round-robin mode. The round-robin mode operation is shown in figure 8.3. The priority in round-robin mode is CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 immediately after a reset.

When the round-robin mode has been specified, do not concurrently specify cycle steal mode and burst mode as the bus modes of any two or more channels.





Figure 8.3 Round-Robin Mode

Figure 8.4 shows how the priority order changes when channel 0 and channel 3 transfers are requested simultaneously and a channel 1 transfer is requested during the channel 0 transfer. The DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 0 and 3.
- 2. Channel 0 has a higher priority, so the channel 0 transfer begins first (channel 3 waits for transfer).
- 3. A channel 1 transfer request occurs during the channel 0 transfer (channels 1 and 3 are both waiting)
- 4. When the channel 0 transfer ends, channel 0 is given the lowest priority among the round-robin channels.
- 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer begins (channel 3 waits for transfer).
- 6. When the channel 1 transfer ends, channel 1 is given the lowest priority among the round-robin channels.
- 7. The channel 3 transfer begins.
- 8. When the channel 3 transfer ends, channels 3 and 2 are lowered in priority so that channel 3 is given the lowest priority among the round-robin channels.



Figure 8.4 Changes in Channel Priority in Round-Robin Mode

RENESAS



REJ09B0437-0100

8.4.4 DMA Transfer Types

DMA transfer has two types; single address mode transfer and dual address mode transfer. They depend on the number of bus cycles of access to the transfer source and destination. A data transfer timing depends on the bus mode, which is the cycle steal mode or burst mode. The DMAC supports the transfers shown in table 8.9.

		Transfer Destination				
External Device with DACK	External Memory	Memory-Mapped External Device	On-Chip Peripheral Module	On-Chip Memory		
Not available	Dual, single	Dual, single	Not available	Not available		
Dual, single	Dual	Dual	Dual	Dual		
Dual, single	Dual	Dual	Dual	Dual		
Not available	Dual	Dual	Dual	Dual		
Not available	Dual	Dual	Dual	Dual		
	External Device with DACK Not available Dual, single Dual, single Not available Not available	External Device with DACKExternal MemoryNot availableDual, singleDual, singleDualDual, singleDualNot availableDualNot availableDual	Transfer DestinationExternal Device with DACKExternal MemoryMemory-Mapped External DeviceNot availableDual, singleDual, singleDual, singleDualDualDual, singleDualDualNot availableDualDualNot availableDualDualNot availableDualDual	Transfer DestinationExternal Device with DACKExternal MemoryMemory-Mapped External DeviceOn-Chip Peripheral ModuleNot availableDual, singleDual, singleNot availableDual, singleDualDualDualDual, singleDualDualDualNot availableDualDualDualNot availableDualDualDualNot availableDualDualDualNot availableDualDualDual		

Table 8.9 Supported DMA Transfers

Notes: 1. Dual: Dual address mode

2. Single: Single address mode

3. 16-byte transfer is available only for on-chip peripheral modules that support longword access.

(1) Address Modes

(a) Dual Address Mode

In dual address mode, both the transfer source and destination are accessed (selected) by an address. The transfer source and destination can be located externally or internally.

DMA transfer requires two bus cycles because data is read from the transfer source in a data read cycle and written to the transfer destination in a data write cycle. At this time, transfer data is temporarily stored in the DMAC. In the transfer between external memories as shown in figure 8.5, data is read to the DMAC from one external memory in a data read cycle, and then that data is written to the other external memory in a data write cycle.



Figure 8.5 Data Flow of Dual Address Mode

Auto request, external request, and on-chip peripheral module request are available for the transfer request. DACK can be output in read cycle or write cycle in dual address mode. The AM bit in the channel control register (CHCR) can specify whether the DACK is output in read cycle or write cycle.

RENESAS

Figure 8.6 shows an example of DMA transfer timing in dual address mode.



Figure 8.6 Example of DMA Transfer Timing in Dual Mode (Transfer Source: Normal Memory, Transfer Destination: Normal Memory)



(b) Single Address Mode

In single address mode, both the transfer source and destination are external devices, either of them is accessed (selected) by the DACK signal, and the other device is accessed by an address. In this mode, the DMAC performs one DMA transfer in one bus cycle, accessing one of the external devices by outputting the DACK transfer request acknowledge signal to it, and at the same time outputting an address to the other device involved in the transfer. For example, in the case of transfer between external memory and an external device with DACK shown in figure 8.7, when the external device outputs data to the data bus, that data is written to the external memory in the same bus cycle.



Figure 8.7 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an external device with DACK and a memory-mapped external device, and (2) transfer between an external device with DACK and external memory. In both cases, only the external request signal (DREQ) is used for transfer requests.

Figure 8.8 shows an example of DMA transfer timing in single address mode.





Figure 8.8 Example of DMA Transfer Timing in Single Address Mode

(2) Bus Modes

There are two bus modes; cycle steal and burst. Select the mode by the TB bits in the channel control registers (CHCR).

(a) Cycle Steal Mode

Normal mode

In normal mode of cycle steal, the bus mastership is given to another bus master after a onetransfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another transfer request occurs, the bus mastership is obtained from another bus master and a transfer is performed for one transfer unit. When that transfer ends, the bus mastership is passed to another bus master. This is repeated until the transfer end conditions are satisfied.

The cycle-steal normal mode can be used for any transfer section; transfer request source, transfer source, and transfer destination.

Figure 8.9 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer conditions shown in the figure are;

- Dual address mode

- DREQ low level detection




• Intermittent Mode 16 and Intermittent Mode 64

In intermittent mode of cycle steal, DMAC returns the bus mastership to other bus master whenever a unit of transfer (byte, word, longword, or 16 bytes) is completed. If the next transfer request occurs after that, DMAC obtains the bus mastership from other bus master after waiting for 16 or 64 cycles of $B\phi$ clock. DMAC then transfers data of one unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than the normal mode of cycle steal.

When DMAC obtains again the bus mastership, DMA transfer may be postponed in case of entry updating due to cache miss.

The cycle-steal intermittent mode can be used for any transfer section; transfer request source, transfer source, and transfer destination. The bus modes, however, must be cycle steal mode in all channels.

Figure 8.10 shows an example of DMA transfer timing in cycle-steal intermittent mode. Transfer conditions shown in the figure are;

- Dual address mode
- DREQ low level detection



Figure 8.10 Example of DMA Transfer in Cycle-Steal Intermittent Mode (Dual Address, DREQ Low Level Detection)

(b) Burst Mode

In burst mode, once the DMAC obtains the bus mastership, it does not release the bus mastership and continues to perform transfer until the transfer end condition is satisfied. In external request mode with low level detection of the DREQ pin, however, when the DREQ pin is driven high, the bus mastership is passed to another bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

Figure 8.11 shows DMA transfer timing in burst mode.





(3) Relationship between Request Modes and Bus Modes by DMA Transfer Category

Table 8.10 shows the relationship between request modes and bus modes by DMA transfer category.



Address Mode	Transfer Category	Request Mode	Bus Mode	Transfer Size (Bits)	Usable Channels
Dual	External device with DACK and external memory	External	B/C	8/16/32/128	0 and 1
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 and 1
	External memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 7* ³
	External memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7* ³
	Memory-mapped external device and memory- mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7* ³
	External memory and on-chip peripheral module	All* ¹	B/C*5	8/16/32/128* ²	0 to 7* ³
	Memory-mapped external device and on-chip peripheral module	All* ¹	B/C*5	8/16/32/128* ²	0 to 7* ³
	On-chip peripheral module and on-chip peripheral module	All* ¹	B/C*5	8/16/32/128* ²	0 to 7* ³
	On-chip memory and on-chip memory	All* ⁴	B/C	8/16/32/128	0 to 7* ³
	On-chip memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 7* ³
	On-chip memory and on-chip peripheral module	All* ¹	B/C*5	8/16/32/128* ²	0 to 7* ³
	On-chip memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 7* ³
Single	External device with DACK and external memory	External	B/C	8/16/32/128	0 and 1
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 and 1

Table 8.10 Relationship of Request Modes and Bus Modes by DMA Transfer Category

[Legend]

B: Burst

C: Cycle steal

However, in the case of internal module request, along with the exception of CMT as the transfer request source, the requesting module must be designated as the transfer source or the transfer destination.

- 2. Access size permitted for the on-chip peripheral module register functioning as the transfer source or transfer destination.
- 3. If the transfer request is an external request, channels 0 to 3 are only available.
- 4. External requests, auto requests, and on-chip peripheral module requests are all available. In the case of on-chip peripheral module requests, however, the CMT are only available.
- 5. In the case of internal module request, only cycle steal except for the USB, SSI, and CMT as the transfer request source.



Notes: 1. External requests, auto requests, and on-chip peripheral module requests are all available.

(4) Bus Mode and Channel Priority

In priority fixed mode (CH0 > CH1), when channel 1 is transferring data in burst mode and a request arrives for transfer on channel 0, which has higher-priority, the data transfer on channel 0 will begin immediately. In this case, if the transfer on channel 0 is also in burst mode, the transfer on channel 1 will only resume on completion of the transfer on channel 0.

When channel 0 is in cycle steal mode, one transfer-unit of data on this channel, which has the higher priority, is transferred. Data is then transferred continuously to channel 1 without releasing the bus. The bus mastership will then switch between the two in this order: channel 0, channel 1, channel 0, channel 1, etc. That is, the CPU cycle after the data transfer in cycle steal mode is replaced with a burst-mode transfer cycle (priority execution of burst-mode cycle). An example of this is shown in figure 8.12.

When multiple channels are in burst mode, data transfer on the channel that has the highest priority is given precedence. When DMA transfer is being performed on multiple channels, the bus mastership is not released to another bus-master device until all of the competing burst-mode transfers have been completed.



Figure 8.12 Bus State when Multiple Channels are Operating

In round-robin mode, the priority changes as shown in figure 8.3. Note that channels in cycle steal and burst modes must not be mixed.

8.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing

(1) Number of Bus Cycles

When the DMAC is the bus master, the number of bus cycles is controlled by the bus state controller (BSC) in the same way as when the CPU is the bus master. For details, see section 7, Bus State Controller (BSC).

(2) DREQ Pin Sampling Timing

Figures 8.13 to 8.16 show the DREQ input sampling timings in each bus mode.



Figure 8.13 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection



Figure 8.14 Example of DREQ Input Detection in Cycle Steal Mode Level Detection





Figure 8.15 Example of DREQ Input Detection in Burst Mode Edge Detection



Figure 8.16 Example of DREQ Input Detection in Burst Mode Level Detection

Figure 8.17 shows the TEND output timing.





The unit of the DMA transfer is divided into multiple bus cycles when 16-byte transfer is performed for an 8-bit, 16-bit, or 32-bit external device, when longword access is performed for an 8-bit or 16-bit external device, or when word access is performed for an 8-bit external device. When a setting is made so that the DMA transfer size is divided into multiple bus cycles and the \overline{CS} signal is negated between bus cycles, note that DACK and TEND are divided like the \overline{CS} signal for data alignment as shown in figure 8.18. Figures 8.13 to 8.17 show cases in which TACK and TEND are not divided at the time of DMA transfer.





Figure 8.18 BSC Normal Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)



Section 9 Clock Pulse Generator (CPG)

This LSI has a clock pulse generator (CPG) that generates an internal clock (I ϕ), a peripheral clock (P ϕ), and a bus clock (B ϕ). The CPG consists of a crystal oscillator, PLL circuits, and divider circuits.

9.1 Features

• Four clock operating modes

The mode can be selected from among the four clock operating modes based on the frequency range to be used and the input clock type: the crystal resonator, the external clock, the crystal resonator for USB, or the external clock for USB.

- Three clocks generated independently An internal clock (I ϕ) for the CPU and cache; a peripheral clock (P ϕ) for the on-chip peripheral modules; a bus clock (B ϕ = CKIO) for the external bus interface
- Frequency change function

Internal and peripheral clock frequencies can be changed independently using the PLL (phase locked loop) circuits and divider circuits within the CPG. Frequencies are changed by software using frequency control register (FRQCR) settings.

• Power-down mode control

The clock can be stopped in sleep mode and software standby mode, and specific modules can be stopped using the module standby function. For details on clock control in the power-down modes, see section 11, Power-Down Modes.





Figure 9.1 shows a block diagram of the clock pulse generator.

Figure 9.1 Block Diagram of Clock Pulse Generator

The clock pulse generator blocks function as follows:

(1) Crystal Oscillator

The crystal oscillator is an oscillation circuit in which the crystal resonator is connected to the XTAL/EXTAL pin or USB_X1/USB_X2 pin. This can be used according to the clock operating mode.

(2) Divider 1

Divider 1 divides the frequency of one of the three clocks: the clock from the crystal resonator or the EXTAL pin, the clock from the CKIO pin, and the clock from the crystal resonator or the USB_X1 pin. The division ratio depends on the clock operating mode.

(3) PLL Circuit

The PLL circuit multiplies the frequency of the output from divider 1 by 8 or 12. The multiplication rate is set by the frequency control register. When this is done, the phase of the rising edge of the internal clock is controlled so that it will agree with the phase of the rising edge of the CKIO pin.

The input clock to be used depends on the clock operating mode. The clock operating mode is specified using the MD_CK0 and MD_CK1 pins. For details on the clock operating mode, see table 9.2.

(4) Divider 2

Divider 2 divides the frequency of output of the PLL circuit to generate an internal clock, a bus clock, and a peripheral clock. The internal clock can be 1 or 1/2 times the output frequency of the PLL circuit, and it should not be lower than the clock frequency on the CKIO pin. The peripheral clock can be 1/4, 1/6, 1/8, or 1/12 times the output frequency of the PLL circuit, and it should not be higher than the half of the clock frequency on the CKIO pin. The bus clock is automatically determined by hardware at the division ratio against the output frequency of the PLL circuit so that it will be 4 times the clock source (when clock mode = 0), 2 times (when clock mode = 1 or 3), or 1 times (when clock mode = 2).

(5) Clock Frequency Control Circuit

The clock frequency control circuit controls the clock frequency using the MD_CK0 and MD_CK1 pins and the frequency control register (FRQCR).



(6) Standby Control Circuit

The standby control circuit controls the states of the clock pulse generator and other modules during clock switching, or sleep or software standby mode.

In addition, the standby control register is provided to control the power-down mode of other modules. For details on the standby control register, see section 11, Power-Down Modes.

(7) Frequency Control Register (FRQCR)

The frequency control register (FRQCR) has control bits assigned for the following functions: clock output/non-output from the CKIO pin during software standby mode, the frequency multiplication ratio of PLL circuit, and the frequency division ratio of the internal clock and the peripheral clock ($P\phi$).



9.2 Input/Output Pins

Table 9.1 lists the clock pulse generator pins and their functions.

Table 9.1 Pin Configuration and Functions of the Clock Pulse Generator

Pin Name	Symbol	I/O	Function (Clock Operating Mode 0)	Function (Clock Operating Mode 1)	Function (Clock Operating Mode 2)	Function (Clock Operating Mode 3)
Mode control pins	MD_ CLK0	Input	Sets the clock of	perating mode.		
	MD_ CLK1	Input	Sets the clock of	perating mode.		
Crystal input/output pins (clock input pins)	XTAL	Output	Connected to the crystal resonator. (Leave this pin open when the crystal resonator is not in use.)	Leave this pin open.	Leave this pin open.	Leave this pin open.
	EXTAL	Input	Connected to the crystal resonator or used to input external clock.	Used as an external clock input terminal.	Pull-up this pin.	Pull-up this pin.
Clock input/output pin	CKIO	I/O	Clock output pin.	Clock output pin	Clock input pin	Clock output pin

Pin Name	Symbol	I/O	Function (Clock Operating Mode 0)	Function (Clock Operating Mode 1)	Function (Clock Operating Mode 2)	Function (Clock Operating Mode 3)
Crystal input/output pins for USB (clock input pins)	USB_X1	Input	Connected to the crystal resonator to input the clock for USB only, or used to input external clock. When USB is not used, this pin should be pulled up.	Connected to the crystal resonator to input the clock for USB only, or used to input external clock. When USB is not used, this pin should be pulled up.	Connected to the crystal resonator to input the clock for USB only, or used to input external clock. When USB is not used, this pin should be pulled up.	Connected to the crystal resonator to input the clock for both USB and the LSI, or used to input external clock.
	USB_X2	Output	Connected to the crystal resonator for USB. (Leave this pin open when the crystal resonator is not in use.)	Connected to the crystal resonator for USB. (Leave this pin open when the crystal resonator is not in use.)	Connected to the crystal resonator for USB. (Leave this pin open when the crystal resonator is not in use.)	Connected to the crystal resonator for both USB and the LSI. (Leave this pin open when the crystal resonator is not in use.)

9.3 Clock Operating Modes

Table 9.2 shows the relationship between the combinations of the mode control pins (MD_CK1 and MD_CK0) and the clock operating modes. Table 9.3 shows the usable frequency ranges in the clock operating modes.

	Pin	Values	Clock I/O		Divider	PLL Circuit	
Mode	MD_CK1	MD_CK0	Source	Output	2	On/Off	CKIO Frequency
0	0	0	EXTAL or crystal resonator	CKIO	1	ON (× 8, 12)	(EXTAL or crystal resonator) × 4
1	0	1	EXTAL	CKIO	1/2	ON (× 8, 12)	(EXTAL or crystal resonator) × 2
2	1	0	CKIO	_	1/4	ON (× 8, 12)	(CKIO)
3	1	1	USB_X1 or crystal resonator	CKIO	1/2	ON (× 8)	(USB_X1 or crystal resonator) \times 2

Table 9.2 Clock Operating Modes

• Mode 0

In mode 0, clock is input from the EXTAL pin or the crystal resonator. The PLL circuit shapes waveforms and the frequency is multiplied according to the frequency control register setting before the clock is supplied to the LSI. The oscillating frequency for the crystal resonator and EXTAL pin input clock ranges from 15 to 25 MHz*. The frequency range of CKIO is from 60 to 100 MHz*. To reduce current supply, pull up the USB_X1 pin and open the USB_X2 pin when USB is not used.

- Note: * These are target values that were set when we prepared this hardware manual. We will determine the guaranteed maximum frequencies after the final evaluation result of this LSI is obtained.
- Mode 1

In mode 1, clock is input from the EXTAL pin. The PLL circuit shapes waveform and the frequency is multiplied according to the frequency control register setting before the clock is supplied to the LSI. The oscillating frequency for the EXTAL pin input clock ranges from 30* to 50 MHz*. The frequency range of CKIO is from 60 to 100 MHz*. To reduce current supply, pull up the USB_X1 pin and open the USB_X2 pin when USB is not used.

Note: * These are target values that were set when we prepared this hardware manual. We will determine the guaranteed maximum frequencies after the final evaluation result of this LSI is obtained.

• Mode 2

In mode 2, the CKIO pin functions as an input pin and draws an external clock signal. The PLL circuit shapes waveform and the frequency is multiplied according to the frequency control register setting before the clock is supplied to the LSI. The frequency range of CKIO is from 60 to 100 MHz*. To reduce current supply, pull up the EXTAL pin and open the XTAL pin when the LSI is used in mode 2. When USB is not used, pull up the USB_X1 pin and open the USB_X2 pin.

- Note: * These are target values that were set when this hardware manual was prepared. The guaranteed maximum frequencies will be determined after the final evaluation result of this LSI is obtained.
- Mode 3

In mode 3, clock is input from the USB_X1 pin or the crystal oscillator. The external clock is input through this pin and waveform is shaped in the PLL circuit. Then the frequency is multiplied according to the frequency control register setting before the clock is supplied to the LSI. The frequency of CKIO is the same as that of the input clock 96 MHz*. To reduce current supply, pull up the EXTAL pin and open the XTAL pin when the LSI is used in mode 3. When the USB crystal resonator is not used, open the USB_X2 pin.

Note: * These are target values that were set when this hardware manual was prepared. The guaranteed maximum frequencies will be determined after the final evaluation result of this LSI is obtained.

Table 9.3 **Relationship between Clock Operating Mode and Frequency Range**

This table shows the target values that were set when this hardware manual was prepared. The guaranteed maximum frequencies will be determined after the final evaluation result of this LSI is obtained.

Restrictions: $I\phi \leq 200MHz$, $B\phi \leq 100MHz$, $P\phi \leq 50MHz$, $I\phi \leq B\Phi \leq P\phi \times 2$

			PLL Frequenc	Patio of					
			y Multiplice	Internal		Solocia	ble Frequency Part		
Clock Operatin g Mode	FRQCR Setting* ¹	Divider 1	PLL Circuit	Clock Frequencies (I:B:P)* ²	Input Clock*3	Output Clock (CKIO Pin)	Internal Clock (Iø)	Bus Clock (Bø)	Peripheral Clock (Pø)
0	H'x003	1/1	ON (× 8)	8:4:2	15.00 to 25.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	30.00 to 50.00
	H'x004	1/1	ON (× 8)	8:4:4/3	15.00 to 25.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	20.00 to 33.33
	H'x005	1/1	ON (× 8)	8:4:1	15.00 to 25.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	15.00 to 25.00
	H'x006	1/1	ON (× 8)	8:4:2/3	15.00 to 25.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	10.00 to 16.67
	H'x013	1/1	ON (× 8)	4:4:2	15.00 to 25.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	30.00 to 50.00
	H'x014	1/1	ON (× 8)	4:4:4/3	15.00 to 25.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	20.00 to 33.33
	H'x015	1/1	ON (× 8)	4:4:1	15.00 to 25.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	15.00 to 25.00
	H'x016	1/1	ON (× 8)	4:4:2/3	15.00 to 25.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	10.00 to 16.67
	H'x104	1/1	ON (× 12)	12:4:2	15.00 to 16.67	60.00 to 66.67	180.00 to 200.00	60.00 to 66.67	30.00 to 33.33
	H'x106	1/1	ON (× 12)	12:4:1	15.00 to 16.67	60.00 to 66.67	180.00 to 200.00	60.00 to 66.67	15.00 to 16.67
1	H'x003	1/2	ON (× 8)	4:2:1	30.00 to 50.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	30.00 to 50.00
	H'x004	1/2	ON (× 8)	4:2:4/3	30.00 to 50.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	20.00 to 33.33
	H'x005	1/2	ON (× 8)	4:2:1/2	30.00 to 50.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	15.00 to 25.00
	H'x006	1/2	ON (× 8)	4:1:1/3	30.00 to 50.00	60.00 to 100.00	120.00 to 200.00	60.00 to 100.00	10.00 to 16.67
	H'x013	1/2	ON(× 8)	2:2:1	30.00 to 50.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	30.00 to 50.00
	H'x014	1/2	ON(× 8)	2:2:2/3	30.00 to 50.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	20.00 to 33.33
	H'x015	1/2	ON(× 8)	2:2:1/2	30.00 to 50.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	15.00 to 25.00
	H'x016	1/2	ON(× 8)	2:2:1/3	30.00 to 50.00	60.00 to 100.00	60.00 to 100.00	60.00 to 100.00	10.00 to 16.67
	H'x104	1/2	ON (× 12)	6:2:1	30.00 to 33.33	60.00 to 66.67	180.00 to 200.00	60.00 to 66.67	30.00 to 33.33
	H'x106	1/2	ON (× 12)	6:2:1/2	30.00 to 33.33	60.00 to 66.67	180.00 to 200.00	60.00 to 66.67	15.00 to 16.67

Clock			PLL Frequency Multiplier	Ratio of Internal Clock		Selectabl	e Frequency Rang	ge (MHz)	
Operating Mode	FRQCR Setting* ¹	Divider 1	PLL Circuit	Frequencies (I:B:P)* ²	Input Clock* ³	Output Clock (CKIO Pin)	Internal Clock (lø)	Bus Clock (Βφ)	Peripheral Clock (Pø)
2	H'x003	1/4	ON (× 8)	2:1:1/2	60.00 to 100.00	_	120.00 to 200.00	60.00 to 100.00	30.00 to 50.00
	H'x004	1/4	ON (× 8)	2:1:1/3	60.00 to 100.00	_	120.00 to 200.00	60.00 to 100.00	20.00 to 33.33
	H'x005	1/4	ON (× 8)	2:1:1/4	60.00 to 100.00	_	120.00 to 200.00	60.00 to 100.00	15.00 to 25.00
	H'x006	1/4	ON (× 8)	2:1:1/6	60.00 to 100.00	_	120.00 to 200.00	60.00 to 100.00	10.00 to 16.67
	H'x013	1/4	ON (× 8)	1:1:1/2	60.00 to 100.00	_	60.00 to 100.00	60.00 to 100.00	30.00 to 50.00
	H'x014	1/4	ON (× 8)	1:1:1/3	60.00 to 100.00	_	60.00 to 100.00	60.00 to 100.00	20.00 to 33.33
	H'x015	1/4	ON (× 8)	1:1:1/4	60.00 to 100.00	_	60.00 to 100.00	60.00 to 100.00	15.00 to 25.00
	H'x016	1/4	ON (× 8)	1:1:1/6	60.00 to 100.00	_	60.00 to 100.00	60.00 to 100.00	10.00 to 16.67
	H'x104	1/4	ON (× 12)	3:1:1/2	60.00 to 66.67	_	180.00 to 200.00	60.00 to 66.67	30.00 to 33.33
	H'x106	1/4	ON (× 12)	3:1:1/4	60.00 to 66.67	_	180.00 to 200.00	60.00 to 66.67	15.00 to 16.67
3	H'x003	1/2	ON (× 8)	4:2:1	48.00 to 48.00	96.00 to 96.00	192.00 to 192.00	96.00 to 96.00	48.00 to 48.00
	H'x004	1/2	ON (× 8)	4:2:2/3	48.00 to 48.00	96.00 to 96.00	192.00 to 192.00	96.00 to 96.00	32.00 to 32.00
	H'x005	1/2	ON (× 8)	4:2:1/2	48.00 to 48.00	96.00 to 96.00	192.00 to 192.00	96.00 to 96.00	24.00 to 24.00
	H'x006	1/2	ON (× 8)	4:2:1/3	48.00 to 48.00	96.00 to 96.00	192.00 to 192.00	96.00 to 96.00	16.00 to 16.00
	H'x013	1/2	ON (× 8)	2:2:1	48.00 to 48.00	96.00 to 96.00	96.00 to 96.00	96.00 to 96.00	48.00 to 48.00
	H'x014	1/2	ON (× 8)	2:2:2/3	48.00 to 48.00	96.00 to 96.00	96.00 to 96.00	96.00 to 96.00	32.00 to 32.00
	H'x015	1/2	ON (× 8)	2:2:1/2	48.00 to 48.00	96.00 to 96.00	96.00 to 96.00	96.00 to 96.00	24.00 to 24.00
	H'x016	1/2	ON (× 8)	2:2:1/3	48.00 to 48.00	96.00 to 96.00	96.00 to 96.00	96.00 to 96.00	16.00 to 16.00

Notes: 1. x in the FRQCR register setting depends on the set value in bits 12 and 13.

2. The ratio of clock frequencies, where the input clock frequency is assumed to be 1.

 In mode 0, the frequency of the EXTAL pin input clock or the crystal resonator In mode 1, the frequency of the EXTAL pin input clock In mode 2, the frequency of the CKIO pin input clock.

In mode 3, the frequency of the USB_X1 pin input clock or the crystal resonator

Cautions: 1. The frequency of the internal clock is as follows:

- In mode 0 the frequency on the EXTAL pin \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1
- In mode 1 (the frequency on the EXTAL pin \times 1/2) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1

- In mode 2 (the frequency on the CKIO pin \times 1/4) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1
- In mode 3 (the frequency on the USB_X1pin \times 1/2) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1

The frequency of the internal clock should not be set lower than the frequency on the CKIO pin.

- 2. The frequency of the peripheral clock is as follows:
 - In mode 0 the frequency on the EXTAL pin \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1
 - In mode 1 (the frequency on the EXTAL pin \times 1/2) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1
 - In mode 2 (the frequency on the CKIO pin \times 1/4) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1
 - In mode 3 (the frequency on the USB_X1 pin \times 1/2) \times the frequency-multiplier of the PLL circuit \times the divisor of the divider 1

The frequency of the peripheral clock should be set to 50 MHz or less, and should not be set higher than one half of the frequency on the CKIO pin.

- 3. The frequency multiplier of PLL circuit can be selected as $\times 8$ or $\times 12$. The divisor of the divider can be selected as $\times 1$, $\times 1/2$, $\times 1/3$, $\times 1/4$, $\times 1/6$, $\times 1/8$, or $\times 1/12$. The settings are made in the frequency-control register (FRQCR).
- 4. The output frequency of the PLL circuit is as follows:
 - In mode 0 the frequency on the EXTAL pin \times the frequency-multiplier of the PLL circuit
 - In mode 1 (the frequency on the EXTAL pin \times 1/2) \times the frequency-multiplier of the PLL circuit
 - In mode 2 (the frequency on the CKIO pin \times 1/4) \times the frequency-multiplier of the PLL circuit

In mode 3 $\,$ (the frequency on the USB_X1 pin \times 1/2) \times the frequency-multiplier of the PLL circuit

Ensure that the output frequency of the PLL circuit should be 200 MHz or less.



9.4 **Register Descriptions**

The clock pulse generator has the following registers.

Table 9.4 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Frequency control register	FRQCR	R/W	H'0003	H'FFFE0010	16

9.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register used to specify whether a clock is output from the CKIO pin during normal operation mode, software standby mode and standby mode cancellation. The register also specifies the frequency-multiplier of the PLL circuit and the frequency division ratio for the internal clock and peripheral clock ($P\phi$). FRQCR is accessed by word.

FRQCR is initialized to H'0003 only by a power-on reset or in deep standby. FRQCR retains its previous value in manual reset or software standby mode. The previous value is also retained when an internal reset is triggered by an overflow of the WDT.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	CKOE	N[1:0]	-	-	STC	[1:0]	-	-	-	IFC	-		PFC[2:0]]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Desc	ription			
13, 12	CKOEN[1:0]	00	R/W	Clock	Output Enable			
				Specifies the CKIO pin outputs clock signals, or is to a fixed level or high impedance (Hi-Z) during normal operation mode, standby mode, or cancellation of standby mode.				
				If thes during mode cause of sta mode regar	se bits are set to 01, the g standby mode or cance e. Therefore, the malfunce ed by an unstable CKIO undby mode can be preve e 2, the CKIO pin functio dless of the value of the	CKIO pin is fixed at low sellation of standby ction of an external circuit clock during cancellation rented. In clock operating ns as an input se bits.		
					In normal operation	In standby mode		
				00	Output	Output off (Hi-Z)		
				01	Output	Low-level output		
				10	Output	Output (unstable clock output)		
				11	Output off (Hi-Z)	Output off (Hi-Z)		
11, 10		All 0	R	Rese	rved			
				These shoul	e bits are always read a d always be 0.	s 0. The write value		
9, 8	STC[1:0]	00	R/W	Frequ	uency Multiplication Rati	o of PLL Circuit		
				00: ×	8 time			
				01: ×	12 times			
				10: R	eserved (setting prohibi	ted)		
				11: R	eserved (setting prohibi	ted)		
7 to 5	_	All 0	R	Rese	rved			
				These shoul	e bits are always read a d always be 0.	s 0. The write value		



Bit	Rit Namo	Initial Value	R/W	Description
Dit	Dit Name	value	1.7.44	Description
4	IFC	0	R/W	Internal Clock Frequency Division Ratio
				This bit specifies the frequency division ratio of the internal clock with respect to the output frequency of PLL circuit.
				0: × 1 time
				1: × 1/2 time
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PFC[2:0]	011	R/W	Peripheral Clock Frequency Division Ratio
				These bits specify the frequency division ratio of the peripheral clock with respect to the output frequency of PLL circuit.
				000: Reserved (setting prohibited)
				001: Reserved (setting prohibited)
				010: Reserved (setting prohibited)
				011: × 1/4 time
				100: × 1/6 time
				101: × 1/8 time
				110: × 1/12 time
				111: Reserved (setting prohibited)

9.5 Changing the Frequency

The frequency of the internal clock ($I\phi$) and peripheral clock ($P\phi$) can be changed either by changing the multiplication rate of PLL circuit or by changing the division rates of divider. All of these are controlled by software through the frequency control register (FRQCR). The methods are described below.

9.5.1 Changing the Multiplication Rate

A PLL settling time is required when the multiplication rate of PLL circuit is changed. The onchip WDT counts the settling time.

- 1. In the initial state, the multiplication rate of PLL circuit is 8 time.
- 2. Set a value that will become the specified oscillation settling time in the WDT and stop the WDT. The following must be set:

WTCSR.TME = 0: WDT stops

WTCSR.CKS[2:0]: Division ratio of WDT count clock

WTCNT counter: Initial counter value

(The WDT count is incremented using the clock after the setting.)

- 3. Set the desired value in the STC1 and STC0 bits. The division ratio can also be set in the IFC and PFC2 to PFC0 bits.
- 4. This LSI pauses temporarily and the WDT starts incrementing. The internal and peripheral clocks both stop and the WDT is supplied with the clock. The clock will continue to be output at the CKIO pin. This state is the same as software standby mode. Whether or not registers are initialized depends on the module. For details, see section 28.3, Register States in Each Operating Mode.
- 5. Supply of the clock that has been set begins at WDT count overflow, and this LSI begins operating again. The WDT stops after it overflows.

9.5.2 Changing the Division Ratio

Counting by the WDT does not proceed if the frequency divisor is changed but the multiplier is not.

- 1. In the initial state, IFC = B'0 and PFC[2:0] = B'011.
- 2. Set the desired value in the IFC and PFC2 to IFC0 bits. The values that can be set are limited by the clock operating mode and the multiplication rate of PLL circuit. Note that if the wrong value is set, this LSI will malfunction.
- 3. After the register bits (IFC and PFC2 to PFC0) have been set, the clock is supplied of the new division ratio.
- Note: When executing the SLEEP instruction after the frequency has been changed, be sure to read the frequency control register (FRQCR) three times before executing the SLEEP instruction.

9.6 Notes on Board Design

9.6.1 Note on Inputting External Clock

Figure 9.2 is an example of connecting the external clock input. When putting the XTAL pin in open state, make sure the parasitic capacitance is less than or equal to 10 pF. To stably input the external clock with enough PLL stabilizing time at power on or releasing the standby, wait longer than the oscillation stabilizing time.



Figure 9.2 Example of Connecting External Clock

9.6.2 Note on Using an External Crystal Resonator

Place the crystal resonator and capacitors CL1 and CL2 as close to the XTAL and EXTAL pins as possible. In addition, to minimize induction and thus obtain oscillation at the correct frequency, the capacitors to be attached to the resonator must be grounded to the same ground. Do not bring wiring patterns close to these components.



Figure 9.3 Note on Using a Crystal Resonator

9.6.3 Note on Resonator

Since various characteristics related to the resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, using the resonator connection examples shown in this section as a guide. As the parameters for the oscillation circuit will depend on the floating capacitance of the resonator and the user board, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the resonator pin.

9.6.4 Note on Using a PLL Oscillation Circuit

In the PLLVcc and PLLVss connection pattern for the PLL, signal lines from the board power supply pins must be as short as possible and pattern width must be as wide as possible to reduce inductive interference.

In clock operating mode 2 or 3, the EXTAL pin is pulled up and the XTAL pin is left open.

Since the analog power supply pins of the PLL are sensitive to the noise, the system may malfunction due to inductive interference at the other power supply pins. To prevent such malfunction, the analog power supply pin Vcc and digital power supply pin PVcc should not supply the same resources on the board if at all possible.



Figure 9.4 Note on Using a PLL Oscillation Circuit

Section 10 Watchdog Timer (WDT)

This LSI includes the watchdog timer (WDT), which externally outputs an overflow signal (\overline{WDTOVF}) on overflow of the counter when the value of the counter has not been updated because of a system malfunction. The WDT can simultaneously generate an internal reset signal for the entire LSI.

The WDT is a single channel timer that counts up the clock oscillation settling period when the system leaves software standby mode or the temporary standby periods that occur when the clock frequency is changed. It can also be used as a general watchdog timer or interval timer.

10.1 Features

- Can be used to ensure the clock oscillation settling time The WDT is used in leaving software standby mode or the temporary standby periods that occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Outputs WDTOVF signal in watchdog timer mode

When the counter overflows in watchdog timer mode, the \overline{WDTOVF} signal is output externally. It is possible to select whether to reset the LSI internally when this happens. Either the power-on reset or manual reset signal can be selected as the internal reset type.

- Interrupt generation in interval timer mode An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks
 Eight clocks (Pφ × 1 to Pφ × 1/16384) that are obtained by dividing the peripheral clock can be selected.









10.2 Input/Output Pin

Table 10.1 shows the pin configuration of the WDT.

Table 10.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow signal in watchdog timer mode

10.3 Register Descriptions

The WDT has the following registers.

Table 10.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Watchdog timer counter	WTCNT	R/W	H'00	H'FFFE0002	16*
Watchdog timer control/status register	WTCSR	R/W	H'18	H'FFFE0000	16*
Watchdog reset control/status register	WRCSR	R/W	H'1F	H'FFFE0004	16*

Note: * For the access size, see section 10.3.4, Notes on Register Access.

10.3.1 Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that is incremented by cycles of the selected clock signal. When an overflow occurs, it generates a watchdog timer overflow signal (\overline{WDTOVF}) in watchdog timer mode and an interrupt in interval timer mode. WTCNT is initialized to H'00 by a power-on reset caused by the \overline{RES} pin or in software standby mode.

Use word access to write to WTCNT, writing H'5A in the upper byte. Use byte access to read from WTCNT.

Note: The method for writing to WTCNT differs from that for other registers to prevent erroneous writes. See section 10.3.4, Notes on Register Access, for details.



10.3.2 Watchdog Timer Control/Status Register (WTCSR)

WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the count, overflow flags, and timer enable bit.

WTCSR is initialized to H'18 by a power-on reset caused by the $\overline{\text{RES}}$ pin or in software standby mode. When used to count the clock oscillation settling time for canceling software standby mode, it retains its value after counter overflow.

Use word access to write to WTCSR, writing H'A5 in the upper byte. Use byte access to read from WTCSR.

Note: The method for writing to WTCSR differs from that for other registers to prevent erroneous writes. See section 10.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	IOVF	WT/IT	TME	-	-		CKS[2:0]	
Initial value:	0	0	0	1	1	0	0	0
R/W:	R/(W)	R/W	R/W	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOVF	0	R/(W)	Interval Timer Overflow
				Indicates that WTCNT has overflowed in interval timer mode. This flag is not set in watchdog timer mode.
				0: No overflow
				1: WTCNT overflow in interval timer mode
				[Clearing condition]
				When 0 is written to IOVF after reading IOVF
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether to use the WDT as a watchdog timer or an interval timer.
				0: Use as interval timer
				1: Use as watchdog timer
				Note: When the WTCNT overflows in watchdog timer mode, the WDTOVF signal is output externally. If this bit is modified when the WDT is running, the counting-up may not be performed correctly.

Bit	Bit Name	Initial Value	R/W	Description							
5	TME	0	R/W	Timer Enable	 Timer Enable						
				Starts and st when using t when changi	ops timer operation. (he WDT in software s ng the clock frequenc	Clear this bit to 0 standby mode or sy.					
				0: Timer disa	bled						
				Count-up	stops and WTCNT va	lue is retained					
				1: Timer ena	bled						
4, 3	_	All 1	R	Reserved							
				These bits ar should alway	re always read as 1. T rs be 1.	The write value					
2 to 0	CKS[2:0]	000	R/W	Clock Select							
		count from the eight types obtainable by dividing the peripheral clock (P ϕ). The overflow period that is shown inside the parenthesis in the table is the value when the peripheral clock (P ϕ) is 25 MHz.									
				Bits 2 to 0	Clock Ratio	Overflow Cycle					
				000:	$1 \times P\phi$	10.2 μs					
				001:	$1/64 imes P\phi$	655.4 μs					
				010:	$1/128\times P\phi$	1.3 ms					
				011:	$1/256 \times P\phi$	2.6 ms					
				100:	$1/512\times P\phi$	5.2 ms					
				101:	$1/1024\times P\phi$	10.5 ms					
				110:	$1/4096\times P\phi$	41.9 ms					
				111:	$1/16384\times P\phi$	167.8 ms					
				Note: If the the W be pe are m runnir	CKS2 to CKS0 bits a /DT is running, the co rformed correctly. En odified only when the ng.	re modified when unting-up may not sure that these bits WDT is not					



10.3.3 Watchdog Reset Control/Status Register (WRCSR)

WRCSR is an 8-bit readable/writable register that controls output of the internal reset signal generated by watchdog timer counter (WTCNT) overflow.

WRCSR is initialized to H'1F by input of a reset signal from the $\overline{\text{RES}}$ pin, but is not initialized by the internal reset signal generated by overflow of the WDT. WRCSR is initialized to H'1F in software standby mode.

Note: The method for writing to WRCSR differs from that for other registers to prevent erroneous writes. See section 10.3.4, Notes on Register Access, for details.

		Bit:	7	6	5	4	3	2	1	0	_
			WOVF	RSTE	RSTS	-	-	-	-	-	
		Initial value:	0	0	0	1	1	1	1	1	
		R/W:	R/(W)	R/W	R/W	R	R	R	R	R	
D :/	Dit Mana	Initial	_		D						
Bit	Bit Name	value	R	////	Des	cripti	on				
7	WOVF	0	R	8/(W)	Wat	chdog	g Time	er Ove	rflow		
					Indio	cates	that th	ne WT	CNT I	has ov	verflowed in
					wate	chdog	timer	mode	e. This	bit is	not set in interval
					time	r moc	le.				
					0: N	o ove	rflow				
					1: V	/TCN	T has	overfl	owed	in wa	tchdog timer mode
					[Cle	aring	condi	tion]			
					• \	When	0 is v	vritten	to WC	DVF a	Ifter reading WOVF
6	RSTE	0	R	/W	Res	et Ena	able				
					Sele inter moc	ects w mally le. In i	hethe if WT(interva	r to ge CNT c al time	enerat overflo er moc	e a sig ws in le, thi	gnal to reset the LSI watchdog timer s setting is ignored.
					0: N	ot res	et wh	en W	CNT	overfl	lows*
					1: R	eset v	when	WTCM	IT ove	erflow	s
					Note	e: *	LSI r WTC	ot res SR re	et inte set wi	ernally thin V	/, but WTCNT and VDT.

Bit	Bit Name	Initial Value	R/W	Description
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when the WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Power-on reset
				1: Manual reset
4 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

10.3.4 Notes on Register Access

The watchdog timer counter (WTCNT), watchdog timer control/status register (WTCSR), and watchdog reset control/status register (WRCSR) are more difficult to write to than other registers. The procedures for reading or writing to these registers are given below.

(1) Writing to WTCNT and WTCSR

These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction.

When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 10.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.



Figure 10.2 Writing to WTCNT and WTCSR

(2) Writing to WRCSR

WRCSR must be written by a word access to address H'FFFE0004. It cannot be written by byte transfer or longword transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) are different, as shown in figure 10.3.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0. The RSTE bit is not affected. To write to the RSTE bit, the upper byte must be H'5A and the lower byte must be the write data. The value of bit 6 of the lower byte is transferred to the RSTE bit, respectively. The WOVF bit is not affected.





(3) Reading from WTCNT, WTCSR, and WRCSR

WTCNT, WTCSR, and WRCSR are read in a method similar to other registers. WTCSR is allocated to address H'FFFE0000, WTCNT to address H'FFFE0002, and WRCSR to address H'FFFE0004. Byte transfer instructions must be used for reading from these registers.



10.4 WDT Usage

10.4.1 Canceling Software Standby Mode

The WDT can be used to cancel software standby mode with an interrupt such as an NMI interrupt. The procedure is described below. (The WDT does not operate when resets are used for canceling, so keep the RES pin low until clock oscillation settles.)

- 1. Before making a transition to software standby mode, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time.
- 3. After setting the STBY bit of the standby control register (STBCR: see section 11, Power-Down Modes) to 1, the execution of a SLEEP instruction puts the system in software standby mode and clock operation then stops.
- 4. The WDT starts counting by detecting the edge change of the NMI signal.
- 5. When the WDT count overflows, the CPG starts supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.

10.4.2 Changing the Frequency

To change the frequency used by the PLL, use the WDT. When changing the frequency only by switching the divider, do not use the WDT.

- 1. Before changing the frequency, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time. However, the WDT counts up using the clock after the setting.
- 3. When the frequency control register (FRQCR) is written to, this LSI stops temporarily. The WDT starts counting.
- 4. When the WDT count overflows, the CPG resumes supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.

- 5. The counter stops at the value of H'00.
- 6. Before changing WTCNT after execution of the frequency change instruction, always confirm that the value of WTCNT is H'00 by reading from WTCNT.

10.4.3 Using Watchdog Timer Mode

- 1. Set the WT/IT bit in WTCSR to 1 to set the type of count clock in the CKS2 to CKS0 bits, whether this LSI is to be reset internally or not in the RSTE bit in WRCSR, and the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent the counter from overflowing.
- When the counter overflows, the WDT sets the WOVF flag in WRCSR to 1, and the WDTOVF signal is output externally (figure 10.4). The WDTOVF signal can be used to reset the system. The WDTOVF signal is output for 64 × Pφ clock cycles.
- 5. If the RSTE bit in WRCSR is set to 1, a signal to reset the inside of this LSI can be generated simultaneously with the \overline{WDTOVF} signal. The internal reset signal is output for $128 \times P\phi$ clock cycles.
- 6. When a WDT overflow reset is generated simultaneously with a reset input on the $\overline{\text{RES}}$ pin, the $\overline{\text{RES}}$ pin reset takes priority, and the WOVF bit in WRCSR is cleared to 0.


Figure 10.4 Operation in Watchdog Timer Mode



10.4.4 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods.

- 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS[2:0] bits in WTCSR, and set the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 3. When the counter overflows, the WDT sets the IOVF bit in WTCSR to 1 and an interval timer interrupt request is sent to the INTC. The counter then resumes counting.



Figure 10.5 Operation in Interval Timer Mode

10.5 Usage Notes

Pay attention to the following points when using the WDT in either the interval timer or watchdog timer mode.

10.5.1 Timer Variation

After timer operation has started, the period from the power-on reset point to the first count up timing of WTCNT varies depending on the time period that is set by the TME bit of WTCSR. The shortest such time period is thus one cycle of the peripheral clock, $P\phi$, while the longest is the result of frequency division according to the value in the CKS[2:0] bits. The timing of subsequent incrementation is in accord with the selected frequency division ratio. Accordingly, this time difference is referred to as timer variation.

This also applies to the timing of the first incrementation after WTCNT has been written to during timer operation.

10.5.2 Prohibition against Setting H'FF to WTCNT

When the value in WTCNT reaches H'FF, the WDT assumes that an overflow has occurred. Accordingly, when H'FF is set in WTCNT, an interval timer interrupt or WDT reset will occur immediately, regardless of the current clock selection by the CKS[2:0] bits.

10.5.3 System Reset by WDTOVF Signal

If the $\overline{\text{WDTOVF}}$ signal is input to the $\overline{\text{RES}}$ pin of this LSI, this LSI cannot be initialized correctly.

Avoid input of the $\overline{\text{WDTOVF}}$ signal to the $\overline{\text{RES}}$ pin of this LSI through glue logic circuits. To reset the entire system with the $\overline{\text{WDTOVF}}$ signal, use the circuit shown in figure 10.6.



Figure 10.6 Example of System Reset Circuit Using WDTOVF Signal

RENESAS

10.5.4 Manual Reset in Watchdog Timer Mode

When a manual reset occurs in watchdog timer mode, the bus cycle is continued. If a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be pended until the CPU acquires the bus mastership.

However, if the duration from generation of the manual reset to the bus cycle end is equal to or longer than the duration of the internal manual reset activated, the occurrence of the internal manual reset source is ignored instead of being pended, and the manual reset exception handling is not executed.



Section 11 Power-Down Modes

In power-down modes, operation of some of the internal peripheral modules and of the CPU stops. This leads to reduced power consumption. These modes are canceled by a reset or interrupt.

11.1 Features

11.1.1 Power-Down Modes

This LSI has the following power-down modes and function:

- 1. Sleep mode
- 2. Software standby mode
- 3. Module standby function

Table 11.1 shows the transition conditions for entering the modes from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode.

Table 11.1 States of Power-Down Modes

	State*								
Transition Conditions	CPG	CPU	CPU Register	On-Chip Memory	On-Chip Peripheral Modules	External Memory	Cance Proce	- Canceling Procedure	
Execute SLEEP instruction with STBY bit cleared to 0 in STBCR	Runs	Halts	Held	Runs	Runs	Auto- refreshing	• • F • [nterrupt Reset DMA address error	
Execute SLEEP instruction with STBY bit set to 1 in STBCR	Halts	Halts	Held	Halts (contents are held)	Halts	Self- refreshing	• • •	JMI interrupt RQ interrupt Reset	
Set the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1	Runs	Runs	Held	Specified module halts (contents are held)	Specified module halts	Auto- refreshing	• (t • F	Jear MSTP bit o 0 Reset	
	Transition Conditions Execute SLEEP instruction with STBY bit cleared to 0 in STBCR Execute SLEEP instruction with STBY bit set to 1 in STBCR Set the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1	State* Transition Conditions CPG Execute SLEEP Runs instruction with STBY bit cleared to 0 in STBCR Execute SLEEP Halts instruction with STBY bit set to 1 in STBCR Set the MSTP bits in Runs STBCR2, STBCR3, and STBCR4 to 1	State* Transition Conditions CPG CPU Execute SLEEP instruction with STBY bit cleared to 0 in STBCR Runs Halts Execute SLEEP instruction with STBY bit instruction with STBY bit set to 1 in STBCR Halts Halts Set the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1 Runs Runs	State*Transition ConditionsCPGCPURegisterExecute SLEEP instruction with STBY bit cleared to 0 in STBCRRunsHaltsHeldExecute SLEEP instruction with STBY bit set to 1 in STBCRHaltsHaltsHeldSet the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1RunsRunsHeld	State*Transition ConditionsCPGCPUOn-Chip RegisterExecute SLEEP instruction with STBY bit cleared to 0 in STBCRRunsHaltsHeldRunsExecute SLEEP instruction with STBY bit set to 1 in STBCRHaltsHaltsHeldHalts (contents are held)Set the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1RunsRunsHeldSpecified module halts (contents are held)	State*Transition ConditionsCPGCPUOn-Chip RegisterOn-Chip MemoryPeripheral ModulesExecute SLEEP instruction with STBY bit cleared to 0 in STBCRRunsHaltsHeldRunsRunsExecute SLEEP instruction with STBY bit set to 1 in STBCRHaltsHaltsHeldHaltsHaltsSet the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1RunsRunsHeldSpecified module halts (contents are held)Specified module halts (contents are held)Specified module halts (contents are held)	State*Transition ConditionsCPGCPUOn-Chip RegisterOn-Chip Peripheral ModulesExternal MemoryExecute SLEEP instruction with STBY bit cleared to 0 in STBCRRunsHaltsHeldRunsRunsAuto- refreshingExecute SLEEP instruction with STBY bit set to 1 in STBCRHaltsHaltsHeldHalts instruction with STBY bit instruction with STBY bit set to 1 in STBCRHaltsHaltsHeldHalts instruction with STBY bit instruction with STBY bit instruction with STBY bit set to 1 in STBCRRunsHeldHalts instruction with STBY bit instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsHeldSpecified module halts instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsRunsHeldSpecified module halts instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsHeldSpecified module halts instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsHeldSpecified module halts instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsHeldSpecified module halts instruction with STBY bit instruction with STBY bit instruction with STBY bit is to 1 in STBCRRunsAuto- refreshing 	State* On-Chip Peripheral External Cance Transition Conditions CPG CPU Register Memory Modules Memory Procession Execute SLEEP Runs Halts Held Runs Runs Auto- Image: Ceression Image: Ceression Image: Ceression Image: Ceression Procession Image: Ceression Image: Ceression Image: Ceression Image: Ceression Runs Auto- Image: Ceression Image: Cere	

RENESAS

States.

11.2 Register Descriptions

The following registers are used in power-down modes.

Table 11.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Standby control register	STBCR	R/W	H'00	H'FFFE0014	8
Standby control register 2	STBCR2	R/W	H'00	H'FFFE0018	8
Standby control register 3	STBCR3	R/W	H'00	H'FFFE0408	8
Standby control register 4	STBCR4	R/W	H'00	H'FFFE040C	8
System control register 1	SYSCR1	R/W	H'FF	H'FFFE0402	8
System control register 2	SYSCR2	R/W	H'FF	H'FFFE0404	8
System control register 3	SYSCR3	R/W	H'00	H'FFFE0418	8

11.2.1 Standby Control Register (STBCR)

STBCR is an 8-bit readable/writable register that specifies the state of the power-down mode. This register is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0	_
	STBY	—	—	—	—	—	_	—	
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Software Standby
				Specifies transition to software standby mode.
				0: Executing SLEEP instruction puts chip into sleep mode.
				 Executing SLEEP instruction puts chip into software standby mode.
6 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



11.2.2 Standby Control Register 2 (STBCR2)

STBCR2 is an 8-bit readable/writable register that controls the operation of modules in powerdown modes. STBCR2 is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0
	MSTP 10	MSTP 9	MSTP 8	MSTP 7	—	—	—	—
Initial Value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP10	0	R/W	Module Stop 10
				When the MSTP10 bit is set to 1, the supply of the clock to the H-UDI is halted.
				0: H-UDI runs.
				1: Clock supply to H-UDI halted.
6	MSTP9	0	R/W	Module Stop 9
				When the MSTP9 bit is set to 1, the supply of the clock to the UBC is halted.
				0: UBC runs.
				1: Clock supply to UBC halted.
5	MSTP8	0	R/W	Module Stop 8
				When the MSTP8 bit is set to 1, the supply of the clock to the DMAC is halted.
				0: DMAC runs.
				1: Clock supply to DMAC halted.

Bit	Bit Name	Initial Value	R/W	Description
4	MSTP7	0	R/W	Module Stop 7
				When the MSTP7 bit is set to 1, the clock supply to the FPU is halted. After the MSTP7 bit is set to 1, the value of 0 cannot be written for clearing. In other words, once the MSTP7 bit is set to 1 and the clock supply to the FPU is temporarily halted, then the clock supply to the FPU cannot be restarted by clearing the MSTP7 bit to 0.
				If the clock supply to the FPU is halted and then restarted, a power-on reset must be performed for this LSI.
				0: FPUC runs.
				1: Clock supply to FPU halted.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



11.2.3 Standby Control Register 3 (STBCR3)

STBCR3 is an 8-bit readable/writable register that controls the operation of modules in powerdown modes. STBCR3 is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0
	HIZ	MSTP 36	MSTP 35	MSTP 34	MSTP 33	MSTP 32	MSTP 31	MSTP 30
Initial Value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	HIZ	0	R/W	Port High Impedance
				Selects whether the state of a specified pin is retained or the pin is placed in the high-impedance state in software standby mode. See appendix A, Pin States to determine the pin to which this control is applied.
				Do not set this bit when the TME bit of WTSCR of the WDT is 1. When setting the output pin to the high- impedance state, set the HIZ bit with the TME bit being 0.
				0: The pin state is held in software standby mode.
				1: The pin state is set to the high-impedance state in software standby mode.
6	MSTP36	0	R/W	Module Stop 36
				When the MSTP36 bit is set to 1, the supply of the clock to the STIF1 is halted.
				0: STIF1 runs.
				1: Clock supply to STIF1 halted.
5	MSTP35	0	R/W	Module Stop 35
				When the MSTP35 bit is set to 1, the supply of the clock to the STIF0 is halted.
				0: STIF0 runs.
				1: Clock supply to STIF0 halted.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	MSTP34	0	R/W	Module Stop 34
				When the MSTP34 bit is set to 1, the supply of the clock to the CMT is halted.
				0: CMT runs.
				1: Clock supply to CMT halted.
3	MSTP33	0	R/W	Module Stop 33
				When the MSTP33 bit is set to 1, the supply of the clock to the IIC3 is halted.
				0: IIC3 runs.
				1: Clock supply to IIC3 halted.
2	MSTP32	0	R/W	Module Stop 32
				When the MSTP32 bit is set to 1, the supply of the clock to the SCIF2 is halted.
				0: SCIF2 runs.
				1: Clock supply to SCIF2 halted.
1	MSTP31	0	R/W	Module Stop 31
				When the MSTP31 bit is set to 1, the supply of the clock to the SCIF1 is halted.
				0: SCIF1 runs.
				1: Clock supply to SCIF1 halted.
0	MSTP30	0	R/W	Module Stop 30
				When the MSTP30 bit is set to 1, the supply of the clock to the SCIF0 is halted.
				0: SCIF0 runs.
				1: Clock supply to SCIF0 halted.



11.2.4 Standby Control Register 4 (STBCR4)

STBCR4 is an 8-bit readable/writable register that controls the operation of modules in powerdown modes. STBCR4 is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0
	_	MSTP 46	MSTP 45	MSTP 44	MSTP 43	MSTP 42	MSTP 41	MSTP 40
Initial Value:	0	0	0	0	0	0	0	0
R/W:	R	R/W						

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	MSTP46	0	R/W	Module Stop 46
				When the MSTP46 bit is set to 1, the supply of the clock to the SSI1 is halted.
				0: SSI1 runs.
				1: Clock supply to SSI1 halted.
5	MSTP45	0	R/W	Module Stop 45
				When the MSTP45 bit is set to 1, the supply of the clock to the SSI0 is halted.
				0: SSI0 runs.
				1: Clock supply to SSI0 halted.
4	MSTP44	0	R/W	Module Stop 44
				When the MSTP44 bit is set to 1, the supply of the clock to the HIF is halted.
				0: HIF runs.
				1: Clock supply to HIF halted.

Dit		Initial		Description
BIt	Bit Name	value	R/W	Description
3	MSTP43	0	R/W	Module Stop 43
				When the MSTP43 bit is set to 1, the supply of the clock to the A-DMAC is halted.
				0: A-DMAC runs.
				1: Clock supply to A-DMAC halted.
2	MSTP42	0	R/W	Module Stop 42
				When the MSTP42 bit is set to 1, the supply of the clock to the SDHI is halted.
				0: SDHI runs.
				1: Clock supply to SDHI halted.
1	MSTP41	0	R/W	Module Stop 41
				When the MSTP41 bit is set to 1, the supply of the clock to the USB is halted.
				0: USB runs.
				1: Clock supply to USB halted.
0	MSTP40	0	R/W	Module Stop 40
				When the MSTP40 bit is set to 1, the supply of the clock to the EtherC is halted.
				0: EtherC runs.
				1: Clock supply to EtherC halted.



11.2.5 System Control Register 1 (SYSCR1)

SYSCR1 is an 8-bit readable/writable register that enables or disables access to the on-chip RAM (high-speed). SYSCR1 is valid only in byte access.

When an RAME bit is set to 1, the corresponding on-chip RAM (high-speed) area is enabled. When an RAME bit is cleared to 0, the corresponding on-chip RAM (high-speed) area cannot be accessed. In this case, an undefined value is returned when reading data or fetching an instruction from the on-chip RAM (high-speed), and writing to the on-chip RAM (high-speed) is ignored. The initial value of an RAME bit is 1.

Note that when clearing the RAME bit to 0 to disable the on-chip RAM (high-speed), be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAME bit. If such an instruction is not executed, the data last written may not be written to the on-chip RAM (high-speed). Furthermore, an instruction to access the on-chip RAM (high-speed) should not be located immediately after the instruction to write to SYSCR1. If an on-chip RAM (high-speed) access instruction is set, normal access is not guaranteed.

If this bit is set to 1 to enable the on-chip RAM (high-speed), the SYSCR1 read instruction must be placed immediately after the SYSCR1 write instruction. If the on-chip RAM (high-speed) access instruction is placed immediately after the SYSCR1 write instruction, then normal access will not be guaranteed.

	Bit:	7	6	5	4	3	2	1	0	
		—	—	—	_	RAME3	RAME2	RAME1	RAME0	
		1	1	1	1	1	1	1	1	
	R/W:	R	R	R	R	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/	w	Descri	ption				
7 to 4	—	All 1	R		Reserv	/ed				
					These should	bits are always	alway be 1.	s read a	as 1. Th	ie write value
3	RAME3	1	R/	W	RAM Enable 3 (corresponding RAM addresses: Pa 3 in on-chip RAM (high-speed)*)				1 addresses: Page	
					0: On-0	chip RA	M (hig	h-speed	d) disab	led
					1: On-0	chip RA	M (hig	h-speed	d) enab	led

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
2	RAME2	1	R/W	RAM Enable 2 (corresponding RAM addresses: Page 2 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) disabled
				1: On-chip RAM (high-speed) enabled
1 F	RAME1	1	R/W	RAM Enable 1 (corresponding RAM addresses: Page 1 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) disabled
				1: On-chip RAM (high-speed) enabled
0	RAME0	1	R/W	RAM Enable 0 (corresponding RAM addresses: Page 0 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) disabled
				1: On-chip RAM (high-speed) enabled

Note: * For specific address for each page, see section 27, On-Chip RAM.



11.2.6 System Control Register 2 (SYSCR2)

SYSCR2 is an 8-bit readable/writable register that enables or disables write to the on-chip RAM (high-speed). SYSCR2 is valid only in byte access.

When the RAMWE bit is set to 1, writing to the on-chip RAM (high-speed) is enabled. When an RAMWE bit is cleared to 0, the corresponding on-chip RAM (high-speed) area cannot be written to. In this case, writing to the on-chip RAM (high-speed) is ignored. The initial value of an RAMWE bit is 1.

Note that when clearing the RAMWE bit to 0 to disable the on-chip RAM, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAMWE bit. If such an instruction is not executed, the data last written may not be written to the on-chip RAM (high-speed). Furthermore, an instruction to access the on-chip RAM (high-speed) should not be located immediately after the instruction to write to SYSCR2. If an on-chip RAM (high-speed) access instruction is set, normal access is not guaranteed.

If this bit is set to 1 to enable writing to the on-chip RAM (high-speed), the SYSCR2 read instruction must be placed immediately after the SYSCR2 write instruction. If the on-chip RAM (high-speed) access instruction is placed immediately after the SYSCR2 write instruction, then normal access will not be guaranteed.

Bit:	7	6	5	4	3	2	1	0
	_	—	—	—	RAM WE3	RAM WE2	RAM WE1	RAM WE0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAMWE3	1	R/W	RAM Write Enable 3 (corresponding RAM addresses: Page 3 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) write disabled
				1: On-chip RAM (high-speed) write enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
2	RAMWE2	1	R/W	RAM Write Enable 2 (corresponding RAM addresses: Page 2 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) write disabled
				1: On-chip RAM (high-speed) write enabled
1	RAMWE1	1	R/W	RAM Write Enable 1 (corresponding RAM addresses: Page 1 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) write disabled
				1: On-chip RAM (high-speed) write enabled
0	RAMWE0	1	R/W	RAM Write Enable 0 (corresponding RAM addresses: Page 0 in on-chip RAM (high-speed)*)
				0: On-chip RAM (high-speed) write disabled
				1: On-chip RAM (high-speed) write enabled

Note: * For specific address for each page, see section 27, On-Chip RAM.



11.2.7 System Control Register 3 (SYSCR3)

SYSCR3 is an 8-bit readable/writable register that controls the software reset for SSI0 and SSI1. SYSCR3 is valid only in byte access.

Bit:	7	6	5	4	3	2	1	0	
	_				_	_	SSI1 SRST	SSI0 SRST	
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	SSI1SRST	0	R/W	SSI1 Software Reset
				Controls the SSI1 reset by software.
				0: Cancels the SSI1 reset.
				1: Places the SSI1 in reset state.
0	SSI0SRST	0	R/W	SSI0 Software Reset
				Controls the SSI0 reset by software.
				0: Cancels the SSI0 reset
				1: Places the SSI0 in reset state.

11.3 Operation

11.3.1 Sleep Mode

(1) Transition to Sleep Mode

Executing the SLEEP instruction when the STBY bit in STBCR is 0 causes a transition from the program execution state to sleep mode. Although the CPU halts immediately after executing the SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip modules continue to run in sleep mode. Clock pulses continue to be output on the CKIO pin in clock mode 0, 1, or 3.

(2) Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, and on-chip peripheral module), DMA address error, or reset (power-on reset).

• Canceling with an interrupt

When an NMI, IRQ, or on-chip peripheral module interrupt occurs, sleep mode is canceled and interrupt exception handling is executed. When the priority level of the generated interrupt is equal to or lower than the interrupt mask level that is set in the status register (SR) of the CPU, or the interrupt by the on-chip peripheral module is disabled on the module side, the interrupt request is not accepted and sleep mode is not canceled.

- Canceling with a DMA address error
 When a DMA address error occurs, sleep mode is canceled and DMA address error exception handling is executed.
- Canceling with a reset

Sleep mode is canceled by a power-on reset.



11.3.2 Software Standby Mode

(1) Transition to Software Standby Mode

The LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR is 1. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The clock output from the CKIO pin also halts in clock mode 0, 1, or 3.

The contents of the CPU remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. Regarding the states of on-chip peripheral module registers in software standby mode, see section 28.3, Register States in Each Operating Mode.

The CPU takes one cycle to finish writing to STBCR, and then executes processing for the next instruction. However, it takes one or more cycles to actually write. Therefore, execute a SLEEP instruction after reading STBCR to have the values written to STBCR by the CPU to be definitely reflected in the SLEEP instruction.

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the WDT.
- 2. Set the WDT's timer counter (WTCNT) to 0 and the CKS[2:0] bits in WTCSR to appropriate values to secure the specified oscillation settling time.
- 3. After setting the STBY bit in STBCR to 1, read STBCR. Then, execute a SLEEP instruction.

(2) Canceling Software Standby Mode

Software standby mode is canceled by interrupts (NMI or IRQ) or a reset (power-on reset). The CKIO pin starts outputting the clock in clock mode 0, 1, or 3.

• Canceling with an interrupt

When the falling edge or rising edge of the NMI pin (selected by the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) of the interrupt controller (INTC)) or the falling edge or rising edge of an IRQ pin (IRQ7 to IRQ0) (selected by the IRQn sense select bits (IRQn1S and IRQn0S) in interrupt control register 1 (ICR1) of the interrupt controller (INTC)) is detected, clock oscillation is started. This clock pulse is supplied only to the oscillation settling counter (WDT) used to count the oscillation settling time.

After the elapse of the time set in the clock select bits (CKS[2:0]) in the watchdog timer control/status register (WTCSR) of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, the clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and NMI interrupt exception handling (IRQ interrupt exception handling in the case of IRQ) starts. However, if the priority level of IRQ interrupt is lower than the interrupt mask level set in the status register (SR) of the CPU, the interrupt request is not accepted and thus the software standby mode is not released.

When canceling software standby mode by the NMI interrupt or IRQ interrupt, set the CKS[2:0] bits so that the WDT overflow period will be equal to or longer than the oscillation settling time.

The clock output phase of the CKIO pin may be unstable immediately after detecting an interrupt and until software standby mode is canceled. When software standby mode is canceled by the falling edge of the NMI pin, the NMI pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from software standby mode (when the clock is initiated after the oscillation settling). When software standby mode is canceled by the rising edge of the NMI pin, the NMI pin should be low when the CPU returns from software standby mode (when the clock is initiated after the oscillation settling). When software standby mode is canceled by the rising edge of the NMI pin, the NMI pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation settling) (This is the same with the IRQ pin.)

• Canceling with a reset

When the $\overline{\text{RES}}$ pin is driven low, software standby mode is released and this LSI enters the power-on reset state. And if the $\overline{\text{RES}}$ pin is driven high after that, the power-on reset exception handling starts.

RENESAS

Keep the $\overline{\text{RES}}$ pin low until the clock oscillation settles.

11.3.3 Software Standby Mode Application Example

This example describes a transition to software standby mode on the falling edge of the NMI signal, and cancellation on the rising edge of the NMI signal. The timing is shown in figure 11.1.

When the NMI pin is changed from high to low level while the NMI edge select bit (NMIE) in ICR is set to 0 (falling edge detection), the NMI interrupt is accepted. When the NMIE bit is set to 1 (rising edge detection) by the NMI exception service routine, the STBY bit in STBCR is set to 1, and a SLEEP instruction is executed, software standby mode is entered. Thereafter, software standby mode is canceled when the NMI pin is changed from low to high level.



Figure 11.1 NMI Timing in Software Standby Mode (Application Example)

11.3.4 Module Standby Function

(1) Transition to Module Standby Function

Setting the standby control register MSTP bits to 1 halts the supply of clocks to the corresponding on-chip peripheral modules. This function can be used to reduce the power consumption in normal mode and sleep mode. Disable a module before placing it in the module standby mode. In addition, do not access the module's registers while it is in the module standby state.

The register states are the same as those in software standby mode. For details, see section 28.3, Register States in Each Operating Mode.

However, the states of the CMT registers are exceptional. In the CMT, all registers are initialized in software standby mode, but retain their previous values in module standby mode.

(2) Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits to 0, or by a power-on reset. When taking a module out of the module standby state by clearing the corresponding MSTP bit to 0, read the MSTP bit to confirm that it has been cleared to 0.



11.4 Usage Notes

When writing data to registers related to power-down modes, note the following suggestion.

In a case where the CPU writes data to the registers related to power-down modes, if the CPU once starts executing the write instruction, the CPU keeps on executing the succeeding instructions without waiting for the completion of writing data to the registers. If reflecting a change of writing data to registers becomes necessary while the CPU is performing the succeeding instructions, execute a dummy read for the same register between the write instruction to the register and the succeeding instructions.



Section 12 Ethernet Controller (EtherC)

This LSI has an on-chip Ethernet controller (EtherC) conforming to the Ethernet or the IEEE802.3 MAC (Media Access Control) layer standard. Connecting a physical-layer LSI (PHY-LSI) complying with this standard enables the Ethernet controller (EtherC) to perform transmission and reception of Ethernet/IEEE802.3 frames. This LSI has one MAC layer interface.

The Ethernet controller is connected to the direct memory access controller for Ethernet controller (E-DMAC) inside this LSI, and carries out high-speed data transfer to and from the memory.

Figure 12.1 shows a configuration of the EtherC.

12.1 Features

- Transmission and reception of Ethernet/IEEE802.3 frames
- Supports 10/100 Mbps receive/transfer
- Supports full-duplex and half-duplex modes
- Conforms to IEEE802.3u standard MII (Media Independent Interface)
- Magic Packet detection and Wake-On-LAN (WOL) signal output
- Conforms to IEEE802.3x flow control





Figure 12.1 Configuration of EtherC



12.2 Input/Output Pins

Table 12.1 lists the pin configuration of the EtherC.

Table 12.1 Pin Configuration

Port	Abbreviation	I/O	Function				
0	TX-CLK*	Input	Transmit Clock				
			Timing reference signal for the TX-EN, MII_TXD3 to MII_TXD0, TX-ER signals				
0	RX-CLK*	Input	Receive Clock				
			Timing reference signal for the RX-DV, MII_RXD3 to MII_RXD0, RX-ER signals				
0	0 TX-EN* Outpu		Transmit Enable				
			Indicates that transmit data is ready on pins MII_TXD3 to MII_TXD0.				
0	MII_TXD3 to	Output	Transmit Data				
	MII_TXD0*		4-bit transmit data				
0	TX-ER*	Output	Transmit Error				
			Notifies the PHY-LSI of error during transmission				
0	RX-DV*	Input	Receive Data Valid				
			Indicates that valid receive data is on pins MII_RXD3 to MII_RXD0.				
0	MII_RXD3 to	Input	Receive Data				
	MII_RXD0*		4-bit receive data				
0	RX-ER*	Input	Receive Error				
			Identifies error state occurred during data reception.				
0	CRS	Input	Carrier Detection				
			Carrier detection signal				
0	COL	Input	Collision Detection				
			Collision detection signal				
0	MDC	Output	Management Data Clock				
			Reference clock signal for information transfer via MDIO				
0	MDIO	Input/	Management Data I/O				
		Output	Bidirectional signal for exchange of management information between this LSI and PHY				



Port	Abbreviation	I/O	Function					
0	LNKSTA	Input	Link Status					
			Inputs link status from PHY					
0	EXOUT	Output	General-Purpose External Output					
			Signal indicating value of register-bit (ECMR0-ELB)					
0	WOL	Output	Wake-On-LAN					
			Signal indicating reception of Magic Packet					
Mater								

Note: * MII signal conforming to IEEE802.3u



12.3 Register Description

The EtherC has the following registers. For details on addresses and access sizes of registers, see section 28, List of Registers.

MAC Layer Interface Control Registers:

- EtherC mode register (ECMR)
- EtherC status register (ECSR)
- EtherC interrupt permission register (ECSIPR)
- PHY interface register (PIR)
- MAC address high register (MAHR)
- MAC address low register (MALR)
- Receive frame length register (RFLR)
- PHY status register (PSR)
- Transmit retry over counter register (TROCR)
- Delayed collision detect counter register (CDCR)
- Lost carrier counter register (LCCR)
- Carrier not detect counter register (CNDCR)
- CRC error frame counter register (CEFCR)
- Frame receive error counter register (FRECR)
- Too-short frame receive counter register (TSFRCR)
- Too-long frame receive counter register (TLFRCR)
- Residual-bit frame counter register (RFCR)
- Multicast address frame counter register (MAFCR)
- IPG register (IPGR)
- Automatic PAUSE frame set register (APR)
- Manual PAUSE frame set register (MPR)
- PAUSE frame retransfer count set register (TPAUSER)



12.3.1 EtherC Mode Register (ECMR)

ECMR is a 32-bit readable/writable register and specifies the operating mode of the Ethernet controller. The settings in this register are normally made in the initialization process following a reset.

The operating mode setting must not be changed while the transmitting and receiving functions are enabled. To switch the operating mode, return the EtherC and E-DMAC to their initial states by means of the SWR bit in EDMR before making settings again.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	ZPF	PFR	RXF	TXF
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	-	-	-	PRCEF	-	-	MPDE	-	-	RE	TE	-	ILB	ELB	DM	PRM
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R/W
Bit	в	it Nan	In ne Va	itial alue	R/N	N	Des	Description								
31 to 20		-	Al	0 0	R		Res	erved	l							
							The sho	se bit uld alv	s are : ways l	alway: be 0.	s read	as 0.	The	write v	alue	
19	Z	PF	0		R/V	N	0 tin	ne pa	ramet	er PA	USE F	rame	Use I	Enable	Э	
							0: C p)isable aram	es PA eter is	USE f 0.	rame	contro	ol in w	hich tl	ne TIN	lΕ
							T ir E ir fr	he ne ndicat therC ndicat rame	ext frai ed by recei ed by is disc	me is the Ti ves a the Ti arded	transn mer v PAUS mer v I.	nitted alue f SE fra alue s	after f nas ela me wi set to (the tim apsed th the D, the	ne . Whe time PAUS	n the SE
							1: E p	nable aram	es PAl eter is	JSE fi 0.	rame o	contro	l in wł	nich th	ie TIM	IE
							A tr F ir tł ir v	PAU ransm IFO is ndicat ne Eth ndicat vait sta	SE fra nitted v s less ed by nerC ro ed by ate is	ame w when t than t the Ti eceive the Ti cance	ith the the nu the FC mer v es a P mer v led.	e Time mber FTR alue h AUSE alue s	er valu of dat value nas no frame set to (ie set a in th before t elap e with 0, the	to 0 is ne rec e the t sed. V the til transr	eive ime Vhen me mit

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
18	PFR	0	R/W	PAUSE Frame Receive Mode
				0: PAUSE frame is not transferred to the E-DMAC
				1: PAUSE frame is transferred to the E-DMAC
17	RXF	0	R/W	Receive Flow Control Operating Mode
				0: PAUSE frame detection function is disabled
				1: Receive flow control function is enabled
16	TXF	0	R/W	Transmit Flow Control Operating mode
				0: Transmit flow control function is disabled
				1: Transmit flow control function is enabled
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	PRCEF	0	R/W	Permit Receive CRC Error Frame
				0: A frame with a CRC error is received as a frame with an error.
				 A frame with a CRC error is received as a frame without an error.
				For a frame with an error, a CRC error is reflected in the ECSR of the E-DMAC and the status of the receive descriptor. For a frame without an error, the frame is received as normal frame.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	MPDE	0	R/W	Magic Packet Detection Enable
				Enables or disables Magic Packet detection by hardware to allow activation from the Ethernet.
				0: Magic Packet detection is not enabled
				1: Magic Packet detection is enabled
8, 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
6	RE	0	R/W	Reception Enable
				If a frame is being received when this bit is switched from receive function enabled ($RE = 1$) to disabled ($RE = 0$), the receive function will be enabled until reception of the corresponding frame is completed.
				0: Receive function is disabled
				1: Receive function is enabled
5	TE	0	R/W	Transmission Enable
				If a frame is being transmitted when this bit is switched from transmit function enabled (TE = 1) to disabled (TE = 0), the transmit function will be enabled until transmission of the corresponding frame is completed.
				0: Transmit function is disabled
				1: Transmit function is enabled
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	ILB	0	R/W	Internal Loop Back Mode
				Specifies loopback mode in the EtherC.
				0: Normal data transmission/reception is performed.
				 When DM = 1, data loopback is performed inside the MAC in the EtherC.
2	ELB	0	R/W	External Loop Back Mode
				This bit value is output directly to this LSI's general- purpose external output pin (EXOUT). This bit is used for loopback mode directives, etc., in the LSI, using the EXOUT pin. In order for LSI loopback to be implemented using this function, the LSI must have a pin corresponding to the EXOUT pin.
				0: Low-level output from the EXOUT pin
				1: High-level output from the EXOUT pin
1	DM	0	R/W	Duplex Mode
				Specifies the EtherC transfer method.
				0: Half-duplex transfer is specified
				1: Full-duplex transfer is specified

Bit	Bit Name	Initial Value	R/W	Description
0	PRM	0	R/W	Promiscuous Mode
				Setting this bit enables all Ethernet frames to be received. All Ethernet frames means all receivable frames, irrespective of differences or enabled/disabled status (destination address, broadcast address, multicast bit, etc.).
				0: EtherC performs normal operation
				1: EtherC performs promiscuous mode operation

12.3.2 EtherC Status Register (ECSR)

ECSR is a 32-bit readable/writable register and indicates the status in the EtherC. This status can be notified to the CPU by interrupts. When 1 is written to the PSRTO, LCHNG, MPD, and ICD, the corresponding flags can be cleared. Writing 0 does not affect the flag. For bits that generate interrupt, the interrupt can be enabled or disabled according to the corresponding bit in ECSIPR.

The interrupts generated due to this status register are indicated in the ECI bit in EESR.

Initial value:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	PSRTO	-	LCHNG	MPD	ICD
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	в	В	в	в	В	в	В	в	В	В	в	R/W	R	R/W	R/W	R/W



Bit	Bit Name	Initial Value	R/W	Description
31 to 5		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	PSRTO	0	R/W	PAUSE Frame Retransfer Retry Over
				Indicates that during the retransfer of PAUSE frames when the flow control is enabled, the number of retries has exceeded the upper limit set in the automatic PAUSE frame retransfer count set register (TPAUSER).
				 Number of PAUSE frame retransfers has not exceeded the upper limit
				1: Number of PAUSE frame retransfers has exceeded the upper limit
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	LCHNG	0	R/W	Link Signal Change
				Indicates that the LNKSTA signal input from the PHY has changed from high to low or low to high.
				To check the current Link state, refer to the LMON bit in the PHY status register (PSR).
				0: Changes in the LNKSTA signal are not detected
				1: Changes in the LNKSTA signal are detected (high to low or low to high)
1	MPD	0	R/W	Magic Packet Detection
				Indicates that a Magic Packet has been detected on the line.
				0: Magic Packet has not been detected
_				1: Magic Packet has been detected
0	ICD	0	R/W	Illegal Carrier Detection
				Indicates that the PHY has detected an illegal carrier on the line. If a change in the signal input from the PHY occurs before the software recognition period, the correct information may not be obtained. Refer to the timing specification for the PHY used.
				0: LSI has not detected an illegal carrier on the line
				1: LSI has detected an illegal carrier on the line

12.3.3 EtherC Interrupt Permission Register (ECSIPR)

ECSIPR is a 32-bit readable/writable register that enables or disables the interrupt sources indicated by ECSR. Each bit can disable or enable interrupts corresponding to the bits in ECSR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	PSRTO IP	-	LCHNG IP	MPD IP	ICD IP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	PSRTOIP	0	R/W	PAUSE Frame Retransfer Retry Over Interrupt Enable
				0: Interrupt notification by the PSRTO bit is disabled
				1: Interrupt notification by the PSRTO bit is enabled
3	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	LCHNGIP	0	R/W	LINK Signal Changed Interrupt Enable
				0: Interrupt notification by the LCHNG bit is disabled
				1: Interrupt notification by the LCHNG bit is enabled
1	MPDIP	0	R/W	Magic Packet Detection Interrupt Enable
				0: Interrupt notification by the MPD bit is disabled
				1: Interrupt notification by the MPD bit is enabled
0	ICDIP	0	R/W	Illegal Carrier Detection Interrupt Enable
				0: Interrupt notification by the ICD bit is disabled
				1: Interrupt notification by the ICD bit is enabled

RENESAS

12.3.4 PHY Interface Register (PIR)

PIR is a 32-bit readable/writable register that provides a means of accessing the PHY registers via the MII.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	MDI	MDO	MMD	MDC
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	Undefined	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	MDI	Undefined	R	MII Management Data-In
				Indicates the level of the MDIO pin.
2	MDO	0	R/W	MII Management Data-Out
				Outputs the value set to this bit from the MDIO pin, when the MMD bit is 1.
1	MMD	0	R/W	MII Management Mode
				Specifies the data read/write direction with respect to the MII.
				0: Read direction is indicated
				1: Write direction is indicated
0	MDC	0	R/W	MII Management Data Clock
				Outputs the value set to this bit from the MDC pin and supplies the MII with the management data clock. For the method of accessing the MII registers, see section 12.4.4, Accessing MII Registers.
12.3.5 MAC Address High Register (MAHR)

MAHR is a 32 -bit readable/writable register that specifies the upper 32 bits of the 48-bit MAC address. The settings in this register are normally made in the initialization process after a reset. The MAC address setting must not be changed while the transmitting and receiving functions are enabled. To switch the MAC address setting, return the EtherC and E-DMAC to their initial states by means of the SWR bit in EDMR before making settings again.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[MA[4	7:32]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MA[3	1:16]							
Initial value: R/W:	0 R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	MA[47:16]	All 0	R/W	MAC Address Bits
				These bits are used to set the upper 32 bits of the MAC address.
				If the MAC address is 01-23-45-67-89-AB (hexadecimal), the value set in this register is H'01234567.



12.3.6 MAC Address Low Register (MALR)

MALR is a 32-bit readable/writable register that specifies the lower 16 bits of the 48-bit MAC address. The settings in this register are normally made in the initialization process after a reset. The MAC address setting must not be changed while the transmitting and receiving functions are enabled. To switch the MAC address setting, return the EtherC and E-DMAC to their initial states by means of the SWR bit in EDMR before making settings again.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MA[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	MA[15:0]	All 0	R/W	MAC Address Bits 15 to 0
				These bits are used to set the lower 16 bits of the MAC address.
				If the MAC address is 01-23-45-67-89-AB (hexadecimal), the value set in this register is H'000089AB.

12.3.7 Receive Frame Length Register (RFLR)

RFLR is a 32-bit readable/writable register and it specifies the maximum frame length (in bytes) that can be received by this LSI. The settings in this register must not be changed while the receiving function is enabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-						RFL[11:0]					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11 to 0	RFL[11:0]	All 0	R/W	Receive Frame Length 11 to 0
				The frame length described here refers to all fields from the destination address up to and including the CRC data. Frame contents from the destination address up to and including the data are actually transferred to memory. CRC data is not included in the transfer.
				When data that exceeds the specified value is received, the part of the data that exceeds the specified value is discarded.
				H'000 to H'5EE: 1,518 bytes
				H'5EF: 1,519 bytes
				H'5F0: 1,520 bytes
				:
				:
				H'7FF: 2,047 bytes
				H'800 to H'FFF: 2,048 bytes



12.3.8 PHY Status Register (PSR)

PSR is a read-only register that can read interface signals from the PHY.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LMON
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	undefined
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	LMON	0	R	LNKSTA Pin Status
				The Link status can be read by connecting the Link signal output from the PHY to the LNKSTA pin. For the polarity, refer to the PHY specifications to be connected.

12.3.9 Transmit Retry Over Counter Register (TROCR)

TROCR is a 32-bit counter that indicates the number of frames that were unable to be transmitted in 16 transmission attempts including the retransfer. When 16 transmission attempts have failed, TROCR is incremented by 1. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[TROC	[31:16]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[TROC	[15:0]							
Initial value: R/W:	0 R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	TROC[31:0]	All 0	R/W	Transmit Retry Over Count
				These bits indicate the number of frames that were unable to be transmitted in 16 transmission attempts including the retransfer.



12.3.10 Delayed Collision Detect Counter Register (CDCR)

CDCR is a 32-bit counter that indicates the number of delayed collisions on all lines from a start of transmission. When the value in this register reaches H'FFFFFFFF, count-up is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								COSDO	[31:16]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	COSDC[15:0]															
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Ir	nitial												
Bit	Bit Na	ame	v	alue	R	/W	Dese	criptio	on							
31 to 0	COSE	DC[31	:0] A	II O	R	/W	Dela	yed C	ollisio	n Det	ect Co	ount				
							These bits indicate the number of delayed collision on all lines from a start of transmission.								llision	S



12.3.11 Lost Carrier Counter Register (LCCR)

LCCR is a 32-bit counter that indicates the number of times the carrier was lost during data transmission. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by writing to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[LCC[3	81:16]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								LCC[15:0]							
Initial value: R/W:	0 R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	LCC[31:0]	All 0	R/W	Lost Carrier Count
				These bits indicate the number of times the carrier was lost during data transmission.



12.3.12 Carrier Not Detect Counter Register (CNDCR)

CNDCR is a 32-bit counter that indicates the number of times the carrier could not be detected while the preamble was being sent. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								CNDC	[31:16]							
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[CNDC	[15:0]							
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit	Bit N	ame	lı V	nitial 'alue	R	/w	Dese	criptio	on							
31 to 0	CND	C[31:0)] A	0 III	R	/W	Carr	ier No	t Dete	ect Co	unt					
							Thes was	e bits not de	indica tecte	ate the d.	e num	ber of	times	the c	arrier	



12.3.13 CRC Error Frame Counter Register (CEFCR)

CEFCR is a 32-bit counter that indicates the number of times a frame with a CRC error was received. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								CEFC[31:16]							
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[CEFC	[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Na	ame	lr V	nitial alue	R	/w	Desc	criptic	on							
31 to 0	CEFC	[31:0]] A	ll O	R	/W	CRC	Error	Fram	ie Col	unt					
							Thes recei	e bits ved.	indica	ate the	e cour	nt of C	RC er	ror fra	imes	



12.3.14 Frame Receive Error Counter Register (FRECR)

FRECR is a 32-bit counter that indicates the number of frames input from the PHY for which a receive error was indicated by the RX-ER pin. FRECR is incremented each time the RX-ER pin becomes active. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[FREC	[31:16]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ								FREC	[15:0]							
Initial value: R/W:	0 R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	FREC[31:0]	All 0	R/W	Frame Receive Error Count
				These bits indicate the count of errors during frame reception.



12.3.15 Too-Short Frame Receive Counter Register (TSFRCR)

TSFRCR is a 32-bit counter that indicates the number of frames of fewer than 64 bytes that have been received. When the value in this register reaches H'FFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

								The a le	se bi ngth	ts inc of les	licate ss tha	the an 64	coun byte	t of fr s.	ame	s rece	eived	with
31 to	0 TSFC	All ()	R/	W	Тоо	-Sho	rt Fra	ime F	Recei	ve C	ount						
Bit	Bit N	Initi Val	al ue	R/	w	Des	crip	tion										
	Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
	[TSFC	[15:0]								
	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
	[TSFC	31:16]								
	Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	



12.3.16 Too-Long Frame Receive Counter Register (TLFRCR)

TLFRCR is a 32-bit counter that indicates the number of frames received with a length exceeding the value specified by the receive frame length register (RFLR). When the value in this register reaches H'FFFFFFFF, the count is halted. TLFRCR is not incremented when a frame containing residual bits is received. In this case, the reception of the frame is indicated in the residual-bit frame counter register (RFCR). The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[TLFC[31:16]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TLFC	[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	TLFC[31:0]	All 0	R/W	Too-Long Frame Receive Count
				These bits indicate the count of frames received with a length exceeding the value in RFLR.



12.3.17 Residual-Bit Frame Counter Register (RFCR)

RFCR is a 32-bit counter that indicates the number of frames received containing residual bits (less than an 8-bit unit). When the value in this register reaches H'FFFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								RFC[3	81:16]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RFC[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Na	ame	lr V	nitial alue	R	w	Desc	criptic	on							
31 to 0	RFC[31:0]	A	II 0	R	/W	Resi	dual-E	Bit Fra	me C	ount					
				Thes conta	e bits aining	indica residu	ate the ual bit	e cour s.	nt of fr	ames	receiv	/ed				



12.3.18 Multicast Address Frame Counter Register (MAFCR)

MAFCR is a 32-bit counter that indicates the number of frames received with a specified multicast address. When the value in this register reaches H'FFFFFFF, the count is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								MAFC	[31:16]							
Initial value R/W	: 0 : R/W	0 R/W														
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MAFC	[15:0]							
Initial value R/W	: 0 : R/W	0 R/W														
Bit	Initial Bit Bit Name Value R/W					Des	criptio	on								
31 to 0 MAFC[31:0 All 0 R/W						Mult	icast /	Addres	ss Fra	me C	ount					

received.

These bits indicate the count of multicast frames



12.3.19 IPG Register (IPGR)

IPGR sets the IPG (Inter Packet Gap). This register must not be changed while the transmitting and receiving functions of the EtherC mode register (ECMR) are enabled. (For details, refer to section 12.4.6, Operation by IPG Setting.)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-			IPG[4:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	IPG[4:0]	H'13	R/W	Inter Packet Gap
				Sets the IPG value every 4-bit time.
				H'00: 20-bit time
				H'01: 24-bit time
				: :
				H'13: 96-bit time (Initial value)
				: :
				H'1F: 144-bit time



12.3.20 Automatic PAUSE Frame Set Register (APR)

APR sets the TIME parameter value of the automatic PAUSE frame. When transmitting the automatic PAUSE frame, the value set in this register is used as the TIME parameter of the PAUSE frame.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[AP[1	5:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	AP[15:0]	All 0	R/W	Automatic PAUSE
				Sets the TIME parameter value of the automatic PAUSE frame. At this time, 1 bit means 512-bit time.



12.3.21 Manual PAUSE Frame Set Register (MPR)

MPR sets the TIME parameter value of the manual PAUSE frame. When transmitting the manual PAUSE frame, the value set to this register is used as the TIME parameter of the PAUSE frame.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MP[1	5:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

Initial									
Bit	Bit Name	Value	R/W	Description					
31 to 16		All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
15 to 0	MP[15:0]	All 0	R/W	Manual PAUSE					
				Sets the TIME parameter value of the manual PAUSE frame. At this time, 1 bit means 512-bit time. Read values are undefined.					



12.3.22 PAUSE Frame Retransfer Count Set Register (TPAUSER)

TPAUSER sets the upper limit of the number of times of the PAUSE frame retransfer. TPAUSER must not be changed while the transmitting function is enabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[TPAUS	E[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	TPAUSE[15: 0]	All 0	R/W	Upper Limit of the Number of Times of PAUSE Frame Retransfer
				H'0000: Unlimited number of times of retransfer
				H'0001: Retransfer once
				: :
_				H'FFFF: Number of times of retransfer is 65535

12.4 Operation

The overview of the Ethernet controller (EtherC) are shown below. The EtherC transmits and receives PAUSE frames conforming to the Ethernet/IEEE802.3 frames.

12.4.1 Transmission

The EtherC transmitter assembles the transmit data on the frame and outputs to MII when there is a transmit request from the E-DMAC. The data transmitted via the MII is transmitted to the lines by PHY-LSI. Figure 12.3 shows the state transition of the EtherC transmitter.





Figure 12.2 EtherC Transmitter State Transitions

- 1. When the transmit enable (TE) bit is set, the transmitter enters the transmit idle state.
- 2. When a transmit request is issued by the transmit E-DMAC, the EtherC sends the preamble after a transmission delay equivalent to the frame interval time. If full-duplex transfer is selected, which does not require carrier detection, the preamble is sent as soon as a transmit request is issued by the E-DMAC.

- 3. The transmitter sends the SFD, data, and CRC sequentially. At the end of transmission, the transmit E-DMAC generates a transmission complete interrupt (TC). If a collision or the carrier-not-detected state occurs during data transmission, these are reported as interrupt sources.
- 4. After waiting for the frame interval time, the transmitter enters the idle state, and if there is more transmit data, continues transmitting.

12.4.2 Reception

The EtherC receiver separates the frame data (MII into preamble, SFD, DA (destination address), SA (Source address), type/length, Data, and CRC data) and outputs DA, SA, type/length, Data to the E-DMAC. Figure 12.3 shows the state transitions of the EtherC receiver.



Figure 12.3 EtherC Receiver State Transmissions

RENESAS

- 1. When the receive enable (RE) bit is set, the receiver enters the receive idle state.
- 2. When an SFD (start frame delimiter) is detected after a receive packet preamble, the receiver starts receive processing. Discards a frame with an invalid pattern.
- 3. In normal mode, if the destination address matches the receiver's own address, or if broadcast or multicast transmission or promiscuous mode is specified, the receiver starts data reception.
- 4. Following data reception from the MII, the receiver carries out a CRC check. The result is indicated as a status bit in the descriptor after the frame data has been written to memory. Reports an error status in the case of an abnormality.
- 5. After one frame has been received, if the receive enable bit is set (RE = 1) in the EtherC mode register, the receiver prepares to receive the next frame.

12.4.3 MII Frame Timing

Each MII Frame timing is shown in figure 12.4.



Figure 12.4 (1) MII Frame Transmit Timing (Normal Transmission)



Figure 12.4 (2) MII Frame Transmit Timing (Collision)





Figure 12.4 (3) MII Frame Transmit Timing (Transmit Error)













12.4.4 Accessing MII Registers

MII registers in the PHY are accessed via this LSI's PHY interface register (PIR). Connection is made as a serial interface in accordance with the MII frame format specified in IEEE802.3u.

MII Management Frame Format: The format of an MII management frame is shown in figure 12.8. To access an MII register, a management frame is implemented by the program in accordance with the procedures shown in MII Register Access Procedure.

Access Type			Ν	All Manage	ment Frame	9					
Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE			
Number of bits	32	2	2	5	5	2	16				
Read	11	01	10	00001	RRRRR	Z0	DD				
Write	11	01	01	00001	RRRRR	10	DD	Х			
PRE: 32 cc ST: Write OP: Write PHYAD: Write This REGAD: Write TA: Time (a) W (b) R DATA: 16-bi (a) W (b) R	nsecutive 1s of 01 indica of code indi of 0001 if th oit changes of for switching rite: 10 writt ead: Bus relu rite: 16-bit d ead: 16-bit d	ting start of cating acce e PHY add depending of e register a depending of data trans en data trans ential write ata write ata read	frame ss type ress is 1 (se on the PHY ddress is 1 on the PHY mission sou on: Z0) peri or read fron	equential wr address. (sequential register add urce on MII formed n MSB	ite starting write startii dress. interface	with the MS	SB). MSB).				
IDLE: Wait (a) W (b) R	 (b) Read: 16-bit data read Wait time until next MII management format input (a) Write: Independent bus release (notation: X) performed (b) Read: Bus already released in TA; control unnecessary 										

Figure 12.5 MII Management Frame Format

MII Register Access Procedure: The program accesses MII registers via the PHY interface register (PIR). Access is implemented by a combination of 1-bit-unit data write, 1-bit-unit data read, bus release, and independent bus release. Figure 12.9 shows the MII register access timing. The timing will differ depending on the PHY type.



Figure 12.6 (1) 1-Bit Data Write Flowchart





Figure 12.6 (2) Bus Release Flowchart (TA in Read in Figure 12.5)



Figure 12.6 (3) 1-Bit Data Read Flowchart

RENESAS



Figure 12.6 (4) Independent Bus Release Flowchart (IDLE in Write in Figure 12.5)

12.4.5 Magic Packet Detection

The EtherC has a Magic Packet detection function. This function provides a Wake-On-LAN (WOL) facility that activates various peripheral devices connected to a LAN from the host device or other source. This makes it possible to construct a system in which a peripheral device receives a Magic Packet sent from the host device or other source, and activates itself. When the Magic Packet is detected, data is stored in the FIFO of the E-DMAC by the broadcast packet that has received data previously and the EtherC is notified of the receiving status. To return to normal operation from the interrupt processing, initialize the EtherC and E-DMAC by using the SWR bit in the E-DMAC mode register (EDMR).

With a Magic Packet, reception is performed regardless of the destination address. As a result, this function is valid, and the WOL pin enabled, only in the case of a match with the destination address specified by the format in the Magic Packet. Further information on Magic Packets can be found in the technical documentation published by AMD Corporation.

The procedure for using the WOL function with this LSI is as follows.

- 1. Disable interrupt source output by means of the various interrupt enable/mask registers.
- 2. Set the Magic Packet detection enable bit (MPDE) in the EtherC mode register (ECMR).
- 3. Set the Magic Packet detection interrupt enable bit (MPDIP) in the EtherC interrupt enable register (ECSIPR) to the enable setting.
- 4. If necessary, set the CPU operating mode to sleep mode or set supporting functions to module standby mode.

RENESAS

5. When a Magic Packet is detected, an interrupt is sent to the CPU. The WOL pin notifies peripheral LSIs that the Magic Packet has been detected.

12.4.6 Operation by IPG Setting

The EtherC has a function to change the non-transmission period IPG (Inter Packet Gap) between transmit frames. By changing the set values of the IPG setting register (IPGR), the transmission efficiency can be raised and lowered from the standard value. IPG settings are prescribed in IEEE802.3 standards. When changing settings, adequately check that the respective devices can operate smoothly on the same network.



Figure 12.7 Changing IPG and Transmission Efficiency

12.4.7 Flow Control

The EtherC supports flow control functions conforming to IEEE802.3x in full-duplex operations. Flow control can be applied to both receive and transmit operations. The methods for transmitting PAUSE frames when controlling flow are as follows:

Automatic PAUSE Frame Transmission: For receive frames, PAUSE frames are automatically transmitted when the number of data in the receive FIFO (included in E-DMAC) reaches the value set in the flow control FIFO threshold register (FCFTR) of the E-DMAC. The TIME parameter included in the PAUSE frame at this time is set by the automatic PAUSE frame setting register (APR). The automatic PAUSE frame transmission is repeated until the number of data in the receive FIFO becomes less than the FCFTR setting as the receive data is read from the FIFO.

The upper limit of the number of retransfers of the PAUSE frame can also be set by the automatic PAUSE frame retransfer count set register (TPAUSER). In this case, PAUSE frame transmission is repeated until the number of data becomes FCFTR value set or below, or the number of transmits reaches the value set by TPAUSER. The automatic PAUSE frame transmission is enabled when the TXF bit in the EtherC mode register (ECMR) is 1.

Manual PAUSE Frame Transmission: PAUSE frames are transmitted by directives from the software. When writing the Timer value to the manual PAUSE frame set register (MPR), manual PAUSE frame transmission is started. With this method, PAUSE frame transmission is carried out only once.

PAUSE Frame Reception: The next frame is not transmitted until the time indicated by the Timer value elapses after receiving a PAUSE frame. However, the transmission of the current frame is continued. A received PAUSE frame is valid only when the RXF bit in the EtherC mode register (ECMR) is set to 1.

12.5 Connection to PHY-LSI

Figure 12.8 shows the example of connection to a DP83846AVHG by National Semiconductor Corporation.

MII This I SI	(Media Independent Interfa	DP83846AVHG
	, ,	
TX-ER		TX_ER
MII_TXD3	►	TXD3
MII_TXD2	►	TXD2
MII_TXD1		TXD1
MII_TXD0	►	TXD0
TX-EN		TX_EN
TX-CLK	◄	TX_CLK
MDC		MDC
MDIO	< →	MDIO
MII_RXD3	<	RXD3
MII_RXD2	•	RXD2
MII_RXD1	<	RXD1
MII_RXD0	-	RXD0
RX-CLK	◄	RX_CLK
CRS		CRS
COL	•	COL
RX-DV	4	RX_DV
RX-ER	•	RX_ER
	J	

Figure 12.8 Example of Connection to DP83846AVHG



12.6 Usage Notes

• Conditions for Setting LCHNG Bit

Even if the level of the signal input to the LNKSTA pin is not changed, the LCHNG bit in ECSR may be set. It may happen when the pin function is changed from port to LNKSTA by PCCRH2 of the PFC or when a software reset caused by the SWR bit in EDMR is cleared while the LNKSTA pin is being driven high.

This is because the LNKSTA signal is internally fixed low when the pin functions as a port or during the software reset state regardless of the external pin level.

Clear the LCHNG bit before setting the LCHNGIP bit in ECSIPR not to request a LINK signal changed interrupt accidentally.



Section 13 Ethernet Controller Direct Memory Access Controller (E-DMAC)

This LSI includes a direct memory access controller (E-DMAC) directly connected to the Ethernet controller (EtherC). A large proportion of buffer management is controlled by the E-DMAC itself using descriptors. This lightens the load on the CPU and enables efficient control of data transfer.

Figure 13.1 shows the configuration of the E-DMAC, and the descriptors and transmit/receive buffers in memory.

13.1 Features

The E-DMAC has the following features:

- The load on the CPU is reduced by means of a descriptor management system
- Transmit/receive frame status information is indicated in descriptors
- Achieves efficient system bus utilization through the use of block transfer (16-byte units)
- Supports single-frame/multi-buffer operation



Figure 13.1 Configuration of E-DMAC, and Descriptors and Buffers

RENESAS

13.2 Register Descriptions

The E-DMAC has the following registers. For addresses and access sizes of these registers, see section 28, List of Registers.

- E-DMAC mode register (EDMR)
- E-DMAC transmit request register (EDTRR)
- E-DMAC receive request register (EDRRR)
- Transmit descriptor list address register (TDLAR)
- Receive descriptor list address register (RDLAR)
- EtherC/E-DMAC status register (EESR)
- EtherC/E-DMAC status interrupt permission register (EESIPR)
- Transmit/receive status copy enable register (TRSCER)
- Receive missed-frame counter register (RMFCR)
- Transmit FIFO threshold register (TFTR)
- FIFO depth register (FDR)
- Receiving method control register (RMCR)
- E-DMAC operation control register (EDOCR)
- Receive buffer write address register (RBWAR)
- Receive descriptor fetch address register (RDFAR)
- Transmit buffer read address register (TBRAR)
- Transmit descriptor fetch address register (TDFAR)
- Flow control FIFO threshold register (FCFTR)
- Receive data padding setting register (RPADIR)
- Transmit interrupt register (TRIMD)
- Checksum mode register (CSMR)
- Checksum skipped bytes monitor register (CSSBM)
- Checksum monitor register (CSSMR)

13.2.1 E-DMAC Mode Register (EDMR)

... .

EDMR is a 32-bit readable/writable register that specifies the operating mode of the E-DMAC. The settings in this register are normally made in the initialization process following a reset. If the EtherC and E-DMAC are initialized by means of this register during data transmission, abnormal data may be sent onto the line. Operating mode settings must not be changed while the transmit and receive functions are enabled. To change the operating mode, the EtherC and E-DMAC modules are got into at their initial state by means of the software reset bit (SWR) in this register, then make new settings. It takes 64 cycles of the internal bus clock B ϕ to initialize the EtherC and E-DMAC. Therefore, registers of the EtherC and E-DMAC should be accessed after 64 cycles of the internal bus clock B ϕ has elapsed.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—			_	_	_	_	_	_	_			—		—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	_	_	_	_	_		—	_	DE	DL1	DL0	_	_	—	SWR
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R/W

Bit	Bit Name	Initial value	R/W	Description
31 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	DE	0	R/W	E-DMAC Data Endian Convert
				Selects whether or not the endian format is converted on data transfer by the E-DMAC. However, the endian format of the descriptors and E-DMAC register values are not converted regardless of this bit setting.
				0: Endian format not converted (big endian)
				1: Endian format converted (little endian)



		Initial		
Bit	Bit Name	value	R/W	Description
5	DL1	0	R/W	Descriptor Length
4	DL0	0	R/W	These bits specify the descriptor length.
				00: 16 bytes
				01: 32 bytes
				10: 64 bytes
				11: Reserved (setting prohibited)
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	SWR	0	R/W	Software Reset
				Writing 1 in this bit initializes registers of the E-DMAC other than TDLAR, RDLAR, and RMFCR and registers of the EtherC. While a software reset is being executed (64 cycles of the internal bus clock $B\phi$), accesses to the all Ethernet-related registers are prohibited.
				Software reset period (example):
				When $B\phi = 100 \text{ MHz}$: 0.64 μS
				When $B\phi = 75$ MHz: 0.85 μ S
				This bit is always read as 0.
				0: Writing 0 is ignored (E-DMAC operation is not affected)
				1: Writing 1 resets the EtherC and E-DMAC and then automatically cleared

13.2.2 E-DMAC Transmit Request Register (EDTRR)

The EDTRR is a 32-bit readable/writable register that issues transmit directives to the E-DMAC. When transmission of one frame is completed, the next descriptor is read. If the transmit descriptor active bit in this descriptor has the "active" setting, transmission is continued. If the transmit descriptor active bit has the "inactive" setting, the TR bit is cleared and operation of the transmit DMAC is halted.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—		—				_	—	_	_	—	—	—		_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—		—				_	_	_	_	—	_	—	_	_	TR
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TR	0	R/W	Transmit Request
				0: Transmission-halted state. Writing 0 does not stop transmission. Termination of transmission is controlled by the active bit in the transmit descriptor
				1: Start of transmission. The relevant descriptor is read and a frame is sent with the transmit active bit set to 1



13.2.3 E-DMAC Receive Request Register (EDRRR)

EDRRR is a 32-bit readable/writable register that issues receive directives to the E-DMAC. When the receive request bit is set, the E-DMAC reads the relevant receive descriptor. If the receive descriptor active bit in the descriptor has the "active" setting, the E-DMAC prepares for a receive request from the EtherC. When one receive buffer of data has been received, the E-DMAC reads the next descriptor and prepares to receive the next frame. If the receive descriptor active bit in the descriptor has the "inactive" setting, the RR bit is cleared and operation of the receive DMAC is halted.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	—	_	_	—	—	—	—	—	—	—			_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_		_	_	_	_	_	_	_	_	_	_	RR
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	RR	0	R/W	Receive Request
				0: The receive function is disabled*
				 A receive descriptor is read and the E-DMAC is ready to receive
				ready to receive

Note: * If the receive function is disabled during frame reception, write-back is not performed successfully to the receive descriptor. Following pointers to read a receive descriptor become abnormal and the E-DMAC cannot operate successfully. In this case, to make the E-DMAC reception enabled again, execute a software reset by the SWR bit in EDMR. To make the E-DMAC reception disabled without executing a software reset, set the RE bit in ECMR. Next, after the E_DMAC has completed the receive function of this register.
13.2.4 Transmit Descriptor List Address Register (TDLAR)

TDLAR is a 32-bit readable/writable register that specifies the start address of the transmit descriptor list. Descriptors have a boundary configuration in accordance with the descriptor length indicated by the DL bit in EDMR. This register must not be written to during transmission. Modifications to this register should only be made while transmission is disabled by the TR bit (= 0) in the E-DMAC transmit request register (EDTRR).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[TDLA[31:16]															
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[TDLA	[15:0]							
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

		Initial		
Bit	Bit Name	value	R/W	Description
31 to 0	TDLA[31:0]	All 0	R/W	Transmit Descriptor Start Address
				The lower bits are set as follows according to the specified descriptor length.
				16-byte boundary: TDLA3 to TDLA0 = 0000
				32-byte boundary: TDLA4 to TDLA0 = 00000
				64-byte boundary: TDLA5 to TDLA0 = 000000



13.2.5 Receive Descriptor List Address Register (RDLAR)

RDLAR is a 32-bit readable/writable register that specifies the start address of the receive descriptor list. Descriptors have a boundary configuration in accordance with the descriptor length indicated by the DL bit in EDMR. This register must not be written to during reception. Modifications to this register should only be made while reception is disabled by the RR bit (= 0) in the E-DMAC Receive Request Register (EDRRR).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RDLA[31:16]															
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RDLA	[15:0]							
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	value	R/W	Description
31 to 0	RDLA[31:0]	All 0	R/W	Receive Descriptor Start Address
				The lower bits are set as follows according to the specified descriptor length.
				16-byte boundary: RDLA3 to RDLA0 = 0000
				32-byte boundary: RDLA4 to RDLA0 = 00000
				64-byte boundary: RDLA5 to RDLA0 = 000000

13.2.6 EtherC/E-DMAC Status Register (EESR)

EESR is a 32-bit readable/writable register that shows communications status information on the E-DMAC in combination with the EtherC. The information in this register is reported in the form of interrupts. Individual bits are cleared by writing 1 (however, bit 22 (ECI) is a read-only bit and not to be cleared by writing 1) and are not affected by writing 0. Each interrupt source can also be masked by means of the corresponding bit in the EtherC/E-DMAC status interrupt permission register (EESIPR).

The interrupts generated by this register are EINT0. For interrupt priority, see section 6.5, Interrupt Exception Handling Vector Table and Priority.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[—	TWB	—	_	_	TABT	RABT	RFCOF	ADE	ECI	тс	TDE	TFUF	FR	RDE	RFOF
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Dit			10	10		10			_		-			•		
BIT:	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
[_	—	_	_	CND	DLC	CD	TRO	RMAF	—	—	RRF	RTLF	RTSF	PRE	CERF
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
31	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
30	TWB	0	R/W	Write-Back Complete
				Indicates that write-back from the E-DMAC to the corresponding descriptor has completed. This operation is enabled when the TIS bit in TRIMD is set to 1.
				0: Write-back has not completed, or no transmission directive
				1: Write-back has completed
29 to 27	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

RENESAS

Section 13	Ethernet Controller	Direct Memory	Access Controller	(E-DMAC)
------------	---------------------	----------------------	-------------------	----------

Bit	Bit Name	Initial value	R/W	Description
26	TABT	0	R/W	Transmit Abort Detection
				Indicates that frame transmission by the EtherC has been aborted because of an error during transmission.
				0: Frame transmission has not been aborted or no transmit directive
				1: Frame transmit has been aborted
25	RABT	0	R/W	Receive Abort Detection
				Indicates that frame reception by the EtherC has been aborted because of an error during reception.
				0: Frame reception has not been aborted or no receive directive
				1: Frame receive has been aborted
24	RFCOF	0	R/W	Receive Frame Counter Overflow
				Indicates that the receive FIFO frame counter has overflowed.
				0: Receive frame counter has not overflowed
				1: Receive frame counter overflows
23	ADE	0	R/W	Address Error
				Indicates that the memory address that the E-DMAC tried to transfer is found illegal.
				0: Illegal memory address not detected (normal operation)
				1: Illegal memory address detected
				Note: When an address error is detected, the E-DMAC halts transmitting/receiving. To resume the operation, set the E-DMAC again after software reset by means of the SWR bit in EDMR.
22	ECI	0	R	EtherC Status Register Interrupt Source
				This bit is a read-only bit. When the source of an ECSR interrupt in the EtherC is cleared, this bit is also cleared.
				0: EtherC status interrupt source has not been detected
				1: EtherC status interrupt source has been detected

Bit	Bit Name	Initial value	R/W	Description
21	TC	0	R/W	Frame Transmit Complete
				Indicates that all the data specified by the transmit descriptor has been transmitted to the EtherC. The transfer status is written back to the relevant descriptor. When 1-frame transmission is completed for 1-frame/1-buffer processing, or when the last data in the frame is transmitted and the transmission descriptor valid bit (TACT) in the next descriptor is not set for multiple-frame buffer processing, transmission is completed and this bit is set to 1. After frame transmission, the E-DMAC writes the transmission status back to the descriptor.
				0: Transfer not complete, or no transfer directive
				1: Transfer complete
20 T	TDE	0	R/W	Transmit Descriptor Empty
		TDE 0 R/W Transmit Desc Indicates that i (TACT) in the reads the trans descriptor is n buffer frame pu frame may be		Indicates that the transmission descriptor valid bit (TACT) in the descriptor is not set when the E-DMAC reads the transmission descriptor when the previous descriptor is not the last one of the frame for multiple- buffer frame processing. As a result, an incomplete frame may be transmitted.
				0: Transmit descriptor active bit TACT = 1 detected
				1: Transmit descriptor active bit TACT = 0 detected
				When transmission descriptor empty (TDE = 1) occurs, execute a software reset and initiate transmission. In this case, the address that is stored in the transmit descriptor list address register (TDLAR) is transmitted first.
19	TFUF	0	R/W	Transmit FIFO Underflow
				Indicates that underflow has occurred in the transmit FIFO during frame transmission. Incomplete data is sent onto the line.
				0: Underflow has not occurred
				1: Underflow has occurred



Dit	Dit Nama	Initial		Description
		value		Description
18	FR	0	R/W	Frame Reception
				Indicates that a frame has been received and the receive descriptor has been updated. This bit is set to 1 each time a frame is received.
				0: Frame not received
				1: Frame received
17	RDE	0	R/W	Receive Descriptor Empty
				When receive descriptor empty (RDE = 1) occurs, receiving can be restarted by setting RACT = 1 in the receive descriptor and initiating receiving.
				0: Receive descriptor active bit RACT = 1 not detected
				1: Receive descriptor active bit RACT = 0 detected
16	RFOF	0	R/W	Receive FIFO Overflow
				Indicates that the receive FIFO has overflowed during frame reception.
				0: Overflow has not occurred
				1: Overflow has occurred
15 to 12		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	CND	0	R/W	Carrier Not Detect
				Indicates the carrier detection status.
				0: A carrier is detected when transmission starts
				1: A carrier is not detected when transmission starts
10	DLC	0	R/W	Detect Loss of Carrier
				Indicates that loss of the carrier has been detected during frame transmission.
				0: Loss of carrier not detected
				1: Loss of carrier detected
9	CD	0	R/W	Delayed Collision Detect
				Indicates that a delayed collision has been detected during frame transmission.
				0: Delayed collision not detected
				1: Delayed collision detected

Bit	Bit Name	Initial value	R/W	Description
8	TRO	0	R/W	Transmit Retry Over
				Indicates that a retry-over condition has occurred during frame transmission. Total 16 transmission retries including 15 retries based on the back-off algorithm are failed after the EtherC transmission starts.
				0: Transmit retry-over condition not detected
				1: Transmit retry-over condition detected
7	RMAF	0	R/W	Receive Multicast Address Frame
				0: Multicast address frame has not been received
				1: Multicast address frame has been received
6, 5	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	RRF	0	R/W	Receive Residual-Bit Frame
				0: Residual-bit frame has not been received
				1: Residual-bit frame has been received
3	RTLF	0	R/W	Receive Too-Long Frame
				Indicates that the frame more than the number of receive frame length upper limit set by RFLR of the EtherC has been received.
				0: Too-long frame has not been received
				1: Too-long frame has been received
2	RTSF	0	R/W	Receive Too-Short Frame
				Indicates that a frame of fewer than 64 bytes has been received.
				0: Too-short frame has not been received
				1: Too-short frame has been received
1	PRE	0	R/W	PHY Receive Error
				0: PHY receive error not detected
				1: PHY receive error detected
0	CERF	0	R/W	CRC Error on Received Frame
				0: CRC error not detected
				1: CRC error detected



13.2.7 EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)

EESIPR is a 32-bit readable/writable register that enables interrupts corresponding to individual bits in the EtherC/E-DMAC status register (EESR). An interrupt is enabled by writing 1 to the corresponding bit. In the initial state, interrupts are not enabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	_	TWBIP	_	-	_	TABTIP	RABTIP	RFCOF IP	ADEIP	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEIP	RFOFIP
Initial Value: B/W·	0 B	0 B/W	0 B	0 B	0 B	0 B/W	0 B/W	0 B/W	0 B/W	0 B	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W
Bit	15	14	13	12	11	10	0	8	7	6	5	4	3	2	1	0
[-		-	CNDIP	DLCIP	CDIP	TROIP	7 RMAFIP	_	-	RRFIP	RTLFIP	RTSFIP	PREIP	CERFIP
Initial Value: R/W:	0 B	0 B	0 B	0 B	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B	0 B	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W
Bit	Bi	t Name	•	Initial value	R	2/W	Desc	riptio	n							
31	_			0	F	{	Rese	rved								
							This bit is always read as 0. The write value should always be 0.							ł		
30	TV			0	E		Write Book Complete Interrupt Permission									

				This bit is always read as 0. The write value should always be 0.
30	TWBIP	0	R/W	Write-Back Complete Interrupt Permission
				0: Write-back complete interrupt is disabled
				1: Write-back complete interrupt is enabled
29 to 27	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
26	TABTIP	0	R/W	Transmit Abort Detection Interrupt Permission
				0: Transmit abort detection interrupt is disabled
				1: Transmit abort detection interrupt is enabled
25	RABTIP	0	R/W	Receive Abort Detection Interrupt Permission
				0: Receive abort detection interrupt is disabled
				1: Receive abort detection interrupt is enabled
24	RFCOFIP	0	R/W	Receive Frame Counter Overflow Interrupt Permission
				0: Receive frame counter overflow interrupt is disabled
				1: Receive frame counter overflow interrupt is enabled

Bit	Bit Name	Initial value	R/W	Description
23	ADEIP	0	R/W	Address Error Interrupt Permission
				0: Address error interrupt is disabled
				1: Address error interrupt is enabled
22	ECIIP	0	R/W	EtherC Status Register Interrupt Permission
				0: EtherC status interrupt is disabled
				1: EtherC status interrupt is enabled
21	TCIP	0	R/W	Frame Transmit Complete Interrupt Permission
				0: Frame transmit complete interrupt is disabled
				1: Frame transmit complete interrupt is enabled
20	TDEIP	0	R/W	Transmit Descriptor Empty Interrupt Permission
				0: Transmit descriptor empty interrupt is disabled
				1: Transmit descriptor empty interrupt is enabled
19	TFUFIP	0	R/W	Transmit FIFO Underflow Interrupt Permission
				0: Underflow interrupt is disabled
				1: Underflow interrupt is enabled
18	FRIP	0	R/W	Frame Received Interrupt Permission
				0: Frame received interrupt is disabled
				1: Frame received interrupt is enabled
17	RDEIP	0	R/W	Receive Descriptor Empty Interrupt Permission
				0: Receive descriptor empty interrupt is disabled
				1: Receive descriptor empty interrupt is enabled
16	RFOFIP	0	R/W	Receive FIFO Overflow Interrupt Permission
				0: Receive FIFO overflow interrupt is disabled
				1: Receive FIFO overflow interrupt is enabled
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	CNDIP	0	R/W	Carrier Not Detect Interrupt Permission
				0: Carrier not detect interrupt is disabled
				1: Carrier not detect interrupt is enabled

Bit	Bit Name	Initial value	R/W	Description
10	DLCIP	0	R/W	Detect Loss of Carrier Interrupt Permission
				0: Detect loss of carrier interrupt is disabled
				1: Detect loss of carrier interrupt is enabled
9	CDIP	0	R/W	Delayed Collision Detect Interrupt Permission
				0: Delayed collision detect interrupt is disabled
				1: Delayed collision detect interrupt is enabled
8	TROIP	0	R/W	Transmit Retry Over Interrupt Permission
				0: Transmit retry over interrupt is disabled
				1: Transmit retry over interrupt is enabled
7	RMAFIP	0	R/W	Receive Multicast Address Frame Interrupt Permission
				0: Receive multicast address frame interrupt is disabled
				1: Receive multicast address frame interrupt is enabled
6, 5	_	All 0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	RRFIP	0	R/W	Receive Residual-Bit Frame Interrupt Permission
				0: Receive residual-bit frame interrupt is disabled
				1: Receive residual-bit frame interrupt is enabled
3	RTLFIP	0	R/W	Receive Too-Long Frame Interrupt Permission
				0: Receive too-long frame interrupt is disabled
				1: Receive too-long frame interrupt is enabled
2	RTSFIP	0	R/W	Receive Too-Short Frame Interrupt Permission
				0: Receive too-short frame interrupt is disabled
				1: Receive too-short frame interrupt is enabled
1	PREIP	0	R/W	PHY-LSI Receive Error Interrupt Permission
				0: PHY-LSI receive error interrupt is disabled
				1: PHY-LSI receive error interrupt is enabled
0	CERFIP	0	R/W	CRC Error on Received Frame
				0: CRC error on received frame interrupt is disabled
				1: CRC error on received frame interrupt is enabled

13.2.8 Transmit/Receive Status Copy Enable Register (TRSCER)

TRSCER specifies whether or not transmit and receive status information reported by bits in the EtherC/E-DMAC status register is to be indicated in bits TFS26 to TFS0 and RFS26 to RFS0 in the corresponding descriptor. Bits in this register correspond to bits 11 to 0 in the EtherC/E-DMAC status register (EESR). When a bit is cleared to 0, the transmit status (bits 11 to 8 in EESR) is indicated in bits TFS3 to TFS0 in the transmit descriptor, and the receive status (bits 7 to 0 in EESR) is indicated in bits RFS7 to RFS0 of the receive descriptor. When a bit is set to 1, the occurrence of the corresponding interrupt is not indicated in the descriptor. After this LSI is reset, all bits are cleared to 0.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	-	—	—	-	—	—	—	—	—	_	—	—	—	-	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	-	—	—	CNDCE	DLCCE	CDCE	TROCE	RMAF CE	—	_	RRFCE	RTLF CE	RTSF CE	PRECE	CERF CE
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	B	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
31 to 12		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	CNDCE	0	R/W	CND Bit Copy Directive
				0: Indicates the CND bit state in bit TFS3 in the transmit descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit TFS3 of the transmit descriptor
10	DLCCE	0	R/W	DLC Bit Copy Directive
				0: Indicates the DLC bit state in bit TFS2 of the transmit descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit TFS2 of the transmit descriptor



Bit	Bit Name	Initial value	R/W	Description
9	CDCE	0	R/W	CD Bit Copy Directive
				0: Indicates the CD bit state in bit TFS1 of the transmit descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit TFS1 of the transmit descriptor
8	TROCE	0	R/W	TRO Bit Copy Directive
				0: Indicates the TRO bit state in bit TFS0 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit TFS0 of the receive descriptor
7	RMAFCE	0	R/W	RMAF Bit Copy Directive
				 Indicates the RMAF bit state in bit RFS7 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit RFS7 of the receive descriptor
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	RRFCE	0	R/W	RRF Bit Copy Directive
				0: Indicates the RRF bit state in bit RFS4 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit RFS4 of the receive descriptor
3	RTLFCE	0	R/W	RTLF Bit Copy Directive
				0: Indicates the RTLF bit state in bit RFS3 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit RFS3 of the receive descriptor
2	RTSFCE	0	R/W	RTSF Bit Copy Directive
				0: Indicates the RTSF bit state in bit RFS2 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit RFS2 of the receive descriptor

Bit	Bit Name	Initial value	R/W	Description
1	PRECE	0	R/W	PRE Bit Copy Directive
				0: Indicates the PRF bit state in bit RFS1 of the receive descriptor
				 Occurrence of the corresponding interrupt is not indicated in bit RFS1 of the receive descriptor
0	CERFCE	0	R/W	CERF Bit Copy Directive
				0: Indicates the CERF bit state in bit RFS0 of the receive descriptor
				1: Occurrence of the corresponding interrupt is not indicated in bit RFS0 of the receive descriptor

13.2.9 Receive Missed-Frame Counter Register (RMFCR)

RMFCR is a 16-bit counter that indicates the number of frames missed (discarded, and not transferred to the receive buffer) during reception. When the receive FIFO overflows, the receive frames in the FIFO are discarded. The number of frames discarded at this time is counted. When the value in this register reaches H'FFFF, counting-up is halted. When this register is read, the counter value is cleared to 0. Write operations to this register have no effect.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	—	—	—	_	—	_	_	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MFC	[15:0]							
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	MFC[15:0]	All 0	R	Missed-Frame Counter
				Indicate the number of frames that are discarded and not transferred to the receive buffer during reception.

RENESAS

13.2.10 Transmit FIFO Threshold Register (TFTR)

TFTR is a 32-bit readable/writable register that specifies the transmit FIFO threshold at which the first transmission is started. The actual threshold is 4 times the set value. The EtherC starts transmission when the amount of data in the transmit FIFO exceeds the number of bytes specified by this register, when the transmit FIFO is full, or when 1-frame write is executed. When setting this register, do so in the transmission-halt state.

		Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			—	—	-	-	—	—	_	_	-	—	_	_	-	-	—	_	
	Initial	Value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	
		Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			_	_	-	-	_						TFT[10:0]					
	Initial	Value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
Bit		Bit N	lame	e In	itial	value	R/\	N	Des	cript	ion								
31 to	11			Al	II 0		R		Res	erve	b								
									The sho	se bi uld al	ts are ways	e alwa s be C	ays ro).	ead a	as 0.	The \	write	value	ŀ
10 to	0	TFT[10:0) Al	II 0		R/\	N	Trar	nsmit	FIFC) thre	shol	b					
									Whe a sn capa	en se nallei acity	tting valu by FI	a trai e tha DR.	nsmit In the	FIFC spe	D, the cified	e FIF I valu	O mu e of t	ist be the Fl	set to FO
									H'00): Sto	ore ar	nd for	ward	mod	les				
									H'01	l to ⊢	l'0C:	Setti	ng pr	ohibi	ted				
									H'0[D: 52	bytes	s							
									H'0E	E: 56	bytes	S							
									:		:								
									H'1F	: 12 ⁴	4 byte	es							
									H'20): 128	3 byte	es							
									:		:								
									H'3F	-: 25	2 byte	es							
									H'40): 256	3 byte	es							
									:		:								
									H'7F	-: 508	8 byte	es							
									H'80): 512	2 byte	es							
									H'81	l to ⊢	l'200:	Sett	ing p	rohib	ited				

Note: When starting transmission before one frame of data write has completed, take care the generation of the underflow.

13.2.11 FIFO Depth Register (FDR)

FDR is a 32-bit readable/writable register that specifies the depth of the transmit and receive FIFOs.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	—	_	—	-	_	—	—	_	_	_	_	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	-	—	—	—	TFD2	TFD1	TFD0	—	—	—	—	—	RFD2	RFD1	RFD0
Initial Value:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W

D:4	Dit Nome	Initial	D // A/	Description
BIt	Bit Name	value	R/W	Description
31 to 11	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	TFD2	0	R/W	Transmit FIFO Depth
9	TFD1	0	R/W	These bits specify the depth of the transmit FIFO.
8	TFD0	1	R/W	After the start of the transmission and reception, the setting cannot be changed.
				000: 256 bytes
				001: 512 bytes
				Other than above: Setting prohibited
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	RFD2	0	R/W	Receive FIFO Depth
1	RFD1	0	R/W	These bits specify the depth of the receive FIFO. After
0	RFD0	1	R/W	the start of the transmission and reception, the setting cannot be changed.
				000: 256 bytes
				001: 512 bytes
				Other than above: Setting prohibited



13.2.12 Receiving Method Control Register (RMCR)

RMCR is a 32-bit readable/writable register that specifies the control method for the RR bit in EDRRR when a frame is received. This register must be set during the receiving-halt state.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	_	—	—	—	_	—	—	—	_	_	—	—	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	_	—	—	—	_	—	—	—	_	_	—	—	—	—	RNC
- Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial value	R/W	Description					
31 to 1	_	All 0	R	Reserved					
		All 0 R Reserved These bits are always read as 0. The write va should always be 0. IC 0 R/W Receive Enable Control 0: When reception of one frame is completed,							
0	RNC	0	R/W	Receive Enable Control					
				0: When reception of one frame is completed, the E- DMAC writes the receive status into the descriptor and clears the RR bit in EDRRR					
				1: When reception of one frame is completed, the E- DMAC writes the receive status into the descriptor, reads the next descriptor, and prepares to receive the next frame					

13.2.13 E-DMAC Operation Control Register (EDOCR)

EDOCR is a 32-bit readable/writable register that specifies the control methods used in E-DMAC operation.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	_	—	—	—	_	—	-	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	_	—	—	—	—	_	—	—	—	_	—	FEC	AEC	EDH	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R

Bit	Bit Name	Initial value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	FEC	0	R/W	FIFO Error Control
				Specifies E-DMAC operation when transmit FIFO underflow or receive FIFO overflow occurs.
				0: E-DMAC operation continues when underflow or overflow occurs
				 E-DMAC operation halts when underflow or overflow occurs
2	AEC	0	R/W	Address Error Control
				Indicates detection of an illegal memory address in an attempted E-DMAC transfer.
				0: Illegal memory address not detected (normal operation)
				1: E-DMAC stops its operation due to illegal memory address detection
				Note: To resume the operation, set the E-DMAC again after software reset by means of the SWR bit in EDMR.



		Initial		
Bit	Bit Name	value	R/W	Description
1	EDH	0	R/W	E-DMAC Halted
				0: The E-DMAC is operating normally
				1: The E-DMAC has been halted by NMI pin assertion. E-DMAC operation is restarted by writing 0
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

13.2.14 Receiving-Buffer Write Address Register (RBWAR)

RBWAR stores the address of data to be written in the receiving buffer when the E-DMAC writes data to the receiving buffer. Which addresses in the receiving buffer are processed by the E-DMAC can be recognized by monitoring addresses displayed in this register. The address that the E-DMAC is actually processing may be different from the value read from this register.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								RBWA	[31:16]							
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RBWA	[15:0]							
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial value	R/W	Description
31 to 0	RBWA[31:0]	All 0	R	Receiving-Buffer Write Address
				These bits can only be read. Writing is prohibited.

13.2.15 Receiving-Descriptor Fetch Address Register (RDFAR)

RDFAR stores the descriptor start address that is required when the E-DMAC fetches descriptor information from the receiving descriptor. Which receiving descriptor information is used for processing by the E-DMAC can be recognized by monitoring addresses displayed in this register. The address from which the E-DMAC is actually fetching a descriptor may be different from the value read from this register.

	Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									RDFA[31:16]							
	Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RDFA[15:0]									
	Initial Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Bit Name Initial value R/W								Description									
31 to 0 RDFA[31:0] All 0 R						Rec	eiving	g-Des	script	or Fe	etch A	Addre	ess				
								The	These bits can only be read. Writing is prohibited.								ibited.

13.2.16 Transmission-Buffer Read Address Register (TBRAR)

TBRAR stores the address of the transmission buffer when the E-DMAC reads data from the transmission buffer. Which addresses in the transmission buffer are processed by the E-DMAC can be recognized by monitoring addresses displayed in this register. The address from which the E-DMAC is actually reading in the buffer may be different from the value read from this register.





13.2.17 Transmission-Descriptor Fetch Address Register (TDFAR)

TDFAR stores the descriptor start address that is required when the E-DMAC fetches descriptor information from the transmission descriptor. Which transmission descriptor information is used for processing by the E-DMAC can be recognized by monitoring addresses displayed in this register. The address from which the E-DMAC is actually fetching a descriptor may be different from the value read from this register.

	Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									TDFA[31:16]							
Initial V	alue:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									TDFA	[15:0]							
Initial V	alue:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R R R R R R R R R										R	R	R	R	R	R	R	R
Bit	Bit	Nam	е	lniti valu	al ıe	R/V	R/W Description										
31 to 0	TDF	A[3	1:0]	All C)	R		Trar	nsmis	sion-	Desc	cripto	r Fet	ch Ao	ddres	s	
								These bits can only be read. Writing is prohibited.									

13.2.18 Flow Control FIFO Threshold Register (FCFTR)

FCFTR is a 32-bit readable/writable register that sets the flow control of the EtherC (setting the threshold on automatic PAUSE transmission). The threshold can be specified by the depth of the receive FIFO data (RFD2 to RFD0) and the number of receive frames (RFF2 to RFF0). The condition to start the flow control is decided by taking OR operation on the two thresholds. Therefore, the flow control by the two thresholds is independently started.

When flow control is performed according to the RFD bits setting, if the setting is the same as the depth of the receive FIFO specified by the FIFO depth register (FDR), flow control is started when the remaining FIFO is (FIFO data – 64) bytes. For instance, when RFD in FDR = 1 and RFD in FCFTR = 1, flow control is started when (512 - 64) bytes of data is stored in the receive FIFO. The value set in the RFD bits in this register should be equal to or less than those in FDR.



Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	-	—	_	—	—	—	—	—	_	—	—	-		RFF[2:0]	
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
Dit																
BIT:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	—	—	—	—	—	—	_	—	—	—	—		RFD[2:0]	1
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Bit	Rit Namo	Initial value	R/W	Description
Dit	Bit Name	value	11/11	Description
31 to 19	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
18 to 16	RFF[2:0]	111	R/W	Receive Frame Number Flow Control Threshold
				000: When one receive frame has been stored in the receive FIFO
				001: When two receive frames have been stored in the receive FIFO
				: :
				110: When seven receive frames have been stored in the receive FIFO
				111: When eight receive frames have been stored in the receive FIFO
15 to 3	_	All 0	_	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	RFD[2:0]	000	R/W	Receive Byte Flow Control Threshold
				000: When (256 – 64) bytes of data is stored in the receive FIFO
				001: When (512 – 64) bytes of data is stored in the receive FIFO
				Other than above: Setting prohibited



13.2.19 Receive Data Padding Setting Register (RPADIR)

RPADIR is a 32-bit readable/writable register that performs the padding of receive data. Before setting this register again, reset the software with the SWR bit in the E-DMAC mode register (EDMR).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[—	_	—	—	—	_	—	—	—	—	—	—	—	—	PADS1	PADS0
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	_	—	—	—	_	—	—	—	—			PADF	R[5:0]		
- Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	value	R/W	Description
31 to 18	_	All 0		Reserved
				These bits are always read as 0. The write value should always be 0.
17	PADS1	0	R/W	Padding size
16	PADS0	0	R/W	00: No padding
				01: Padding of one byte
				10: Padding of two bytes
				11: Padding of three bytes
15 to 6		All 0		Reserved
				These bits are always read as 0. The write value should always be 0.
5 to 0	PADR[5:0]	000000	R/W	Padding Range
				H'00: Data equivalent to the padding size is inserted in the first byte.
				H'01: Data equivalent to the padding size is inserted in the second byte.
				: :
				H'3E: Data equivalent to the padding size is inserted in the 63rd byte.
				H'3F: Data equivalent to the padding size is inserted in the 64th byte.

13.2.20 Transmit Interrupt Register (TRIMD)

TRIMD is a 32-bit readable/writable register that specifies whether or not to notify write-back completion for each frame using the TWB bit in EESR and an interrupt on transmit operations.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	_	—	_	—	_	—	-	_	_	_	-	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit	15	1/	13	12	11	10	٩	8	7	6	5	4	3	2	1	0
Dit.	15	14	13	12		10	3	0	· ·	0	5	4	- 3	2		
	_	_	_	—	—	—	—	—	—	—	—	_	_	-	—	TIS
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TIS	0	R/W	Transmit Interrupt Setting
				0: Write-back completion for each frame is not notified
				1: Write-backed completion for each frame using the TWB bit in EESR is notified

13.2.21 Checksum Mode Register (CSMR)

CSMR is a 32-bit readable/writable register that specifies the checksum operating mode. Set this register when reception is stopped.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CSEBL	CSMD	-	_	—	_	—	—	_	—	—	—	—	_	—	—
Initial Value:	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—	—	—			SB[5:0]		
	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0
	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

RENESAS

Bit	Bit Name	Initial value	R/W	Description
31	CSEBL	1	R/W	Operation Setting for Checksum Calculation Function
				 The result of checksum calculation is not written back to the receive descriptor.
				 The result of checksum calculation is written back to the receive descriptor.
30	CSMD	1	R/W	Setting for Checksum Calculation Mode
				0: For all the data skipped from the beginning of packet, checksums are calculated on the bytes equivalent to the number of bytes specified in SB5 to SB0.
				 Packet checksums are calculated along with the analysis of the TCP header.
29 to 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5 to 0	SB[5:0]*	011010	R/W	Bytes Skipped in Checksum Calculation
				These bits specify the position for starting checksum calculation from the beginning of a receive packet.
				If padding is used, include the padding size and the padding range when setting the position for starting checksum calculation.
				H'00: Byte 0 (starting data)
				H'02: Byte 2
				: :
				H'1A: Byte 26
				: :
				H'3E: Byte 62

Note * Setting is possible only when CSEBL = 1 and CSMD = 0. Otherwise, 6'h00 should be set.

13.2.22 Checksum Skipped Bytes Monitor Register (CSSBM)

CSSBM is a 32-bit read-only register that stores the number of skipped bytes during the processing of received packets in the E-DMAC. The number of skipped bytes can be recognized by monitoring the value displayed by this register. Note that the number of items of data received by the E-DMAC may be different from the number of skipped bytes.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	-	-	_	_	_	_		_	_	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	_	_	—	_		—	—	_	_			SBM	[5:0]		
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit Name	Initial value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
SBM[5:0]	000000	R/W	Number of Skipped Bytes
			These bits can only be read. Writing is prohibited.
			These bits are initialized to 0 at the beginning of a receive packet.
	Bit Name SBM[5:0]	Initial value Bit Name Value — All 0 SBM[5:0] 0000000	Initial valueR/W—All 0RSBM[5:0]000000R/W

Note * The value is valid only when CSEBL = 1 and CSMD = 0.



13.2.23 Checksum Monitor Register (CSSMR)

CSSMR is a 32-bit read-only register that stores the value of a checksum during the processing of received packets in E-DMAC. The checksum value can be recognized by monitoring the value displayed by this register. Note that the value of the data received by E-DMAC may be different from the checksum value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	_	_	_	—	—	—	_	_	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					CS[15:0]											
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	CS[15:0]	0	R	Checksum Value
				These bits can only be read. Writing is prohibited.
				These bits are initialized to 0 at the beginning of a receive packet.

Note * The value is valid only when CSEBL = 1 and CSMD = 0.

13.3 Operation

The E-DMAC is connected to the EtherC, and performs efficient transfer of transmit/receive data between the EtherC and memory (buffers) without the intervention of the CPU. The E-DMAC itself reads control information, including buffer pointers called descriptors, relating to the buffers. The E-DMAC reads transmit data from the transmit buffer and writes receive data to the receive buffer in accordance with this control information. By setting up a number of consecutive descriptors (a descriptor list), it is possible to execute transmission and reception continuously.

13.3.1 Descriptor List and Data Buffers

Before starting transmission/reception, the communication program creates transmit and receive descriptor lists in memory. The start addresses of these lists are then set in the transmit and receive descriptor list start address registers.

The descriptor start address must be aligned so that it matches the address boundary according to the descriptor length set by the E-DMAC mode register (EDMR). The transmit buffer start address can be aligned with a byte, a word, and a longword boundary.

(1) Transmit Descriptor

Figure 13.2 shows the relationship between a transmit descriptor and the transmit buffer. According to the specification in this descriptor, the relationship between the transmit frame and transmit buffer can be defined as one frame/one buffer or one frame/multi-buffer.





Figure 13.2 Relationship between Transmit Descriptor and Transmit Buffer



(a) Transmit Descriptor 0 (TD0)

TD0 indicates the transmit frame status. The CPU and E-DMAC use TD0 to report the frame transmission status.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TACT	TDLE	TFP1	TFP0	TFE					Т	FS[26:16	6]				
Initial Value R/W	: 0 : R/W	0 R/W														
Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TFS[15:0]							
Initial Value	: 0 : R/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0	0	0	0	0	0	0	0	0	0

Bit	Bit Name	Initial value	R/W	Description
31	TACT	0	R/W	Transmit Descriptor Active
				Indicates that this descriptor is active. The CPU sets this bit after transmit data has been transferred to the transmit buffer. The E-DMAC resets this bit on completion of a frame transfer or when transmission is suspended.
				0: The transmit descriptor is invalid.
				Indicates that valid data has not been written to this bit by the CPU, or this bit has been reset by a write- back operation on termination of E-DMAC frame transfer processing (completion or suspension of transmission)
				If this state is recognized in an E-DMAC descriptor read, the E-DMAC terminates transmit processing and transmit operations cannot be continued (a restart is necessary)
				1: The transmit descriptor is valid.
				Indicates that valid data has been written to the transmit buffer by the CPU and frame transfer processing has not yet been executed, or that frame transfer is in progress
				When this state is recognized in an E-DMAC descriptor read, the E-DMAC continues with the transmit operation



Bit	Bit Name	Initial value	R/W	Description
30	TDLE	0	R/W	Transmit Descriptor List End
				After completion of the corresponding buffer transfer, the E-DMAC references the first descriptor. This specification is used to set a ring configuration for the transmit descriptors.
				0: This is not the last transmit descriptor list
				1: This is the last transmit descriptor list
29	TFP1	0	R/W	Transmit Frame Position 1, 0
28	TFP0	0	R/W	These two bits specify the relationship between the transmit buffer and transmit frame. In the preceding and following descriptors, a logically positive relationship must be maintained between the settings of this bit and the TDLE bit.
				00: Frame transmission for transmit buffer indicated by this descriptor continues (frame is not concluded)
				01: Transmit buffer indicated by this descriptor contains end of frame (frame is concluded)
				10: Transmit buffer indicated by this descriptor is start of frame (frame is not concluded)
				 Contents of transmit buffer indicated by this descriptor are equivalent to one frame (one frame/one buffer)
27	TFE	0	R/W	Transmit Frame Error
				Indicates that one or other bit of the transmit frame status indicated by bits 26 to 0 is set. Whether or not the transmit frame status information is copied into this bit is specified by the transmit/receive status copy enable register.
				0: No error during transmission
				1: An error occurred during transmission

Dit	Dit Manua	Initial	D 444	Description
BIT	Bit Name	value	R/W	Description
26 to 0	TFS26 to	All 0	R/W	Transmit Frame Status
	TFS0			TFS26 to TFS4: Reserved (The write value should always be 0.)
				TFS8: Detect Transmit Buffer Underflow (corresponds to TDE bit in EESR)
				TFS3: Carrier Not Detect (corresponds to CND bit in EESR)
				TFS2: Detect Loss of Carrier (corresponds to DLC bit in EESR)
				TFS1: Delayed Collision Detect (corresponds to CD bit in EESR)
				TFS0: Transmit Retry Over (corresponds to TRO bit in EESR)



(b) Transmit Descriptor 1 (TD1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								TDL	[15:0]							
Initial Value: R/W:	0 R															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	-	-	-	_	_	-	_	_	_	-	_	_	_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
n/ vv.	н	к	н	н	н	н	н	н	н	н	н	н	н	н	н	н

TD1 specifies the transmit buffer length (maximum 64 Kbytes).

Bit	Bit Name	Initial value	R/W	Description
31 to 16	TDL[15:0]	All 0	R/W	Transmit Buffer Data Length
				These bits specify the valid transfer byte length in the corresponding transmit buffer.
				When the one frame/multi-buffer system is specified $(TD0 \text{ and } TFP = 10 \text{ or } 00)$, the transfer byte length specified in the descriptors at the start and midway can be set in byte units.
15 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

(c) Transmit Descriptor 2 (TD2)

TD2 specifies the 32-bit transmit buffer start address. The transmit buffer start address setting can be aligned with a byte, a word, or a longword boundary.

(2) Receive Descriptor

Figure 13.3 shows the relationship between a receive descriptor and the receive buffer. In frame reception, the E-DMAC performs data rewriting up to a receive buffer 16-byte boundary, regardless of the receive frame length. Finally, the actual receive frame length is reported in the lower 16 bits of RD1 in the descriptor. Data transfer to the receive buffer is performed automatically by the E-DMAC to give a one frame/one buffer or one frame/multi-buffer configuration according to the size of one received frame.



Figure 13.3 Relationship between Receive Descriptor and Receive Buffer



(a) Receive Descriptor 0 (RD0)

RD0 indicates the receive frame status. The CPU and E-DMAC use RD0 to report the frame receive status.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RACT	RDLE	RFP	[1:0]	RFE	RCSE					RFS[9:0]					
Initial Value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RCS	[15:0]							
Initial Value: R/W:	0 R/W															

		Initial		
Bit	Bit Name	value	R/W	Description
31	RACT	0	R/W	Receive Descriptor Active
				Indicates that this descriptor is active. The E-DMAC resets this bit after receive data has been transferred to the receive buffer. On completion of receive frame processing, the CPU sets this bit to prepare for reception.
				0: The receive descriptor is invalid.
				Indicates that the receive buffer is not ready (access disabled by E-DMAC), or this bit has been reset by a write-back operation on termination of E- DMAC frame transfer processing (completion or suspension of reception).
				If this state is recognized in an E-DMAC descriptor read, the E-DMAC terminates receive processing and receive operations cannot be continued.
				Reception can be restarted by setting RACT to 1 and executing receive initiation.
				1: The receive descriptor is valid
				Indicates that the receive buffer is ready (access enabled) and processing for frame transfer from the FIFO has not been executed, or that frame transfer is in progress.
				When this state is recognized in an E-DMAC descriptor read, the E-DMAC continues with the receive operation.

Bit	Bit Name	Initial value	R/W	Description
30	RDLE	0	R/W	Receive Descriptor List Last
				After completion of the corresponding buffer transfer, the E-DMAC references the first receive descriptor. This specification is used to set a ring configuration for the receive descriptors.
				0: This is not the last receive descriptor list
				1: This is the last receive descriptor list
29, 28	RFP[1:0]	00	R/W	Receive Frame Position
				These two bits specify the relationship between the receive buffer and receive frame.
				00: Frame reception for receive buffer indicated by this descriptor continues (frame is not concluded)
				01: Receive buffer indicated by this descriptor contains end of frame (frame is concluded)
				 Receive buffer indicated by this descriptor is start of frame (frame is not concluded)
				 Contents of receive buffer indicated by this descriptor are equivalent to one frame (one frame/one buffer)
27	RFE	0	R/W	Receive Frame Error
				Indicates that one or other bit of the receive frame status indicated by bits 25 to 16 is set. Whether or not the receive frame status information is copied into this bit is specified by the transmit/receive status copy enable register.
				0: No error during reception
				1: A certain kind of error occurred during reception
26	RCSE	0	R/W	Determination of Receive Packet Checksum Value
				When CSEBL = 1 and CSMD = 1, the setting shown in table 13.1 occurs depending on the received packet and data.
				The information in this bit will be invalid if operation is based on any setting other than the above.



		Initial						
Bit	Bit Name	value	R/W	Description				
25 to 16	RFS[9:0]	All 0	R/W	Receive Frame Status				
				These bits indicate the error status during frame reception.				
				RFS9: Receive FIFO overflow (corresponds to RFOF bit in EESR)				
				RFS8: Reserved (The write value should always be 0.)				
				RFS7: Multicast address frame received (corresponds to RMAF bit in EESR)				
				RFS6: CAM entry unregistered frame received (corresponds to the RUAF bit in EESR)				
				RSF5: Reserved (The write value should always be 0.)				
				RFS4: Receive residual-bit frame error (corresponds to RRF bit in EESR)				
				RFS3: Receive too-long frame error (corresponds to RTLF bit in EESR)				
				RFS2: Receive too-short frame error (corresponds to RTSF bit in EESR)				
				RFS1: PHY-LSI receive error (corresponds to PRE bit in EESR)				
				RFS0: CRC error on received frame (corresponds to CERF bit in EESR)				
15 to 0	RCS[15:0]	All 0	R/W	Receive Packet Checksum Value				
Frame Type)	When Data Is	s Normal	When Data I	When Data Is Abnormal			
----------------------------	-----------------------------	--------------	----------	--------------	-----------------------	--	--	--
IP version	Option and extension header	RCS[15:0]	RCSE	RCS[15:0]	RCSE			
IPv4	None	16'hFFFF	0	Undefined	1			
		16'h0000						
	Fragment	Undefined	Undefin	ed Undefined	Undefined			
	Option	16'hFFFF	0	Undefined	1			
		16'h0000						
IPv6	None	16'hFFFF	0	Undefined	1			
		16'h0000						
	Hop-by-hop	16'hFFFF	0	Undefined	1			
		16'h0000						
	Routing	16'hFFFF	0	Undefined	1			
		16'h0000						
	End-point option	16'hFFFF	0	Undefined	1			
		16'h0000						
	AH	16'hFFFF	0	Undefined	1			
		16'h0000						
	Fragment	Undefined	Undefin	ed Undefined	Undefined			
	ESP	16'h0000	1	16'h0000	1			
	MobileIPv6	16'h0000	1	16'h0000	1			
	Others	16'h0000	1	16'h0000	1			
Other than IPv4 and IPv	/6	16'h0000	0	16'h0000	0			

Table 13.1 Types of Receive Packets and the RCSE State of Receive Data



(b) Receive Descriptor 1 (RD1)

RD1 specifies the receive buffer length (maximum 64 Kbytes).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								RBL	[15:0]							
Initial Value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RDL	[15:0]							
Initial Value: B/W·	0 B/W															

Bit	Bit Name	Initial value	R/W	Description
31 to 16	RBL[15:0]	All 0	R/W	Receive Buffer Length
				These bits specify the maximum reception byte length in the corresponding receive buffer.
				The transfer byte length must align with a 16-byte boundary (bits 19 to 16 cleared to 0). The maximum receive frame length with one frame per buffer is 1,514 bytes, excluding the CRC data. Therefore, for the receive buffer length specification, a value of 1,520 bytes (H'05F0) that takes account of a 16-byte boundary is set as the maximum receive frame length.
15 to 0	RDL[15:0]	All 0	R/W	Receive Data Length
				These bits specify the data length of a receive frame stored in the receive buffer.
				The receive data transferred to the receive buffer does not include the 4-byte CRC data at the end of the frame. The receive frame length is reported as the number of words (valid data bytes) not including this CRC data.

(c) Receive Descriptor 2 (RD2)

RD2 specifies the 32-bit receive buffer start address. The receive buffer start address must be aligned with a longword boundary. However, when SDRAM is connected, it must be aligned with a 16-byte boundary.

13.3.2 Transmission

When the transmit function is enabled and the transmit request bit (TR) is set in the E-DMAC transmit request register (EDTRR), the E-DMAC reads the descriptor used last time from the transmit descriptor list (in the initial state, the descriptor indicated by the transmission descriptor start address register (TDLAR)). If the setting of the TACT bit in the read descriptor is active, the E-DMAC reads transmit frame data sequentially from the transmit buffer start address specified by TD2, and transfers it to the EtherC. The EtherC creates a transmit frame and starts transmission to the MII. After DMA transfer of data equivalent to the buffer length specified in the descriptor, the following processing is carried out according to the TFP value.

1. TFP = 00 or 01 (frame continuation):

Descriptor write-back is performed after DMA transfer.

2. TFP = 01 or 11 (frame end):

Descriptor write-back is performed after completion of frame transmission.

The E-DMAC continues reading descriptors and transmitting frames as long as the setting of the TACT bit in the read descriptors is "active." When a descriptor with an "inactive" TACT bit is read, the E-DMAC resets the transmit request bit (TR) in the transmit register and ends transmit processing (EDTRR).





Figure 13.4 Sample Transmission Flowchart

13.3.3 Reception

When the receive function is enabled and the CPU sets the receive request bit (RR) in the E-DMAC receive request register (EDRRR), the E-DMAC reads the descriptor following the previously used one from the receive descriptor list (the descriptor indicated by the receive descriptor list's starting address register (RDLA) is used at the initial state), and then enters the receive-standby state. If the setting of the RACT bit is "active" and an own-address frame is received, the E-DMAC transfers the frame to the receive buffer specified by RD2. If the data length of the received frame is greater than the buffer length given by RD1, the E-DMAC performs write-back to the descriptor when the buffer is full (RFP = 10 or 00), then reads the next descriptor. The E-DMAC then continues to transfer data to the receive buffer specified by the new RD2. When frame reception is completed, or if frame reception is suspended because of a certain kind of error, the E-DMAC performs write-back to the reads the next descriptor (RFP = 11 or 01), and then ends the receive processing. The E-DMAC then reads the next descriptor and enters the receive-standby state again.

To receive frames continuously, the receive enable control bit (RNC) must be set to 1 in the receive control register (RCR). After initialization, this bit is cleared to 0.





Figure 13.5 Sample Reception Flowchart

13.3.4 Multi-Buffer Frame Transmit/Receive Processing

Multi-Buffer Frame Transmit Processing

If an error occurs during multi-buffer frame transmission, the processing shown in figure 13.6 is carried out by the E-DMAC.

Where the transmit descriptor is shown as inactive (TACT bit = 0) in the figure, buffer data has already been transmitted normally, and where the transmit descriptor is shown as active (TACT bit = 1), buffer data has not been transmitted. If a frame transmit error occurs in the first descriptor part where the transmit descriptor is active (TACT bit = 1), transmission is halted, and the TACT bit cleared to 0, immediately. The next descriptor is then read, and the position within the transmit frame is determined on the basis of bits TFP1 and TFP0 (continuing [B'00] or end [B'01]). In the case of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descriptor is read immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared to 0, but write-back is also performed to the TFE and TFS bits at the same time. Data in the buffer is not transmitted between the occurrence of an error and write-back to the final descriptor. If error interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EESIPR), an interrupt is generated immediately after the final descriptor write-back.



Figure 13.6 E-DMAC Operation after Transmit Error



Multi-Buffer Frame Receive Processing

If an error occurs during multi-buffer frame reception, the processing shown in figure 13.7 is carried out by the E-DMAC.

Where the receive descriptor is shown as inactive (RACT bit = 0) in the figure, buffer data has already been received normally, and where the receive descriptor is shown as active (RACT bit = 1), this indicates a buffer for which reception has not yet been performed. If a frame receive error occurs in the first descriptor part where the RACT bit = 1 in the figure, reception is halted immediately and a status write-back to the descriptor is performed.

If error interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EESIPR), an interrupt is generated immediately after the write-back. If there is a new frame receive request, reception is continued from the buffer after that in which the error occurred.



Figure 13.7 E-DMAC Operation after Receive Error

13.3.5 Padding Receive Data

The E-DMAC can pad one to three bytes anywhere in the receive data to increase the efficiency of processing of receive data. For example, by padding two bytes after the 14-byte MAC header of an Ethernet frame with this function, the subsequent data can be placed at the beginning of the four-byte boundary.





13.3.6 Checksum Calculation Function

The TCP checksum for receive packets is accelerated when the checksum calculation function is used in the following two modes:

- Checksum calculation function of TCP header analysis type
- All-data checksum calculation function of skipped bytes designation type
- (1) Checksum Calculation Function of TCP Header Analysis Type (CSEBL = 1 and CSMD = 1)

Any receive packet included in the table below will be the target of calculation.

IPver	Item
IPv4	No option
	Option provided
	Fragment*1
IPv6	No extension header
	Length of the extension header of a hop-by-hop option
	Length of the extension header of routing
	Length of the extension header of a fragment*1
	Length of the extension header of an end-point option
	Length of the extension header of AH
	Length of the extension header of ESP*2
	Length of the extension header of MobileIPv6*2
Notoc: *1 Thi	is is the target of calculation, but both PCS15 to PCS0 and PCSE will be undefined

Notes: *1. This is the target of calculation, but both RCS15 to RCS0 and RCSE will be undefined even if the data is normal.

*2. No calculation is performed on RCS15 to RCS0, and RCSE is set to 1.

The following shows the areas as the target of calculation of an IPv4 packet. The shaded portions are the target of calculation.





Note: * This is changed to the octet basis and undergoes a subtraction during checksum calculation. During calculation, {8'h00, protocol No.[7:0]} is used.

The following shows the areas as the target of calculation of an IPv6 packet. The shaded portions are the target of calculation.





Note: 1. Calculation applies only to TCP/UDP. Calculation requires an expansion to {8'h00, next header[7:0]}.

(2) All-Data Checksum Calculation Function of Skipped Bytes Designation Type

The data equivalent to the number of bytes specified by SB5 to SB0 is skipped from the beginning of a packet, and checksums are calculated on all of the subsequent valid data. (Example: 14-byte skip)



RENESAS

^{2.} This is changed to the octet basis and undergoes a subtraction during checksum calculation.

13.3.7 Usage Notes

When the checksum calculation and padding functions are both enabled, checksums are calculated on the packet data available before padding. This should be remembered when, for example, setting the number of skipped bytes.





Section 14 DMAC That Works with Encryption/Decryption and Forward Error Correction Core (A-DMAC)

14.1 Overview

The A-DMAC is a high-level descriptor-mode DMAC having error correction function. This DMAC provides data transfer with memory via an internal shared bus (I-BUS) and data transfer with an external MPEG device via STIF.

14.1.1 Features

The functions and features of this A-DMAC are as follows:

(1) Channels for checksum processing

- Number of channels: 2
- Transfer direction: Memory $\leftarrow \rightarrow$ memory, memory $\leftarrow \rightarrow$ STIF
- Descriptor structure: Structure that enables checksum operation, etc., to be continuously performed
- Error check: Checksum calculation function

(2) FEC channels

- Number of channels: 1
- Descriptor structure: Structure that enables processing of any number of data items with a small number of buffers
- Error correction (FEC): XOR calculation function

(3) Other features

- Supported endian: Big endian/little endian
- Number of STIFs connected: Two channels
- Channel arbitration: Round robin scheduling that provides highly efficient use of encryption modules and buses
- Channel operation: Parallel processing



14.1.2 Overall Configuration of the A-DMAC

The A-DMAC is configured as shown in figure 14.1. Table 14.2 gives an overview of A-DMAC submodules.

The A-DMAC is connected to the I-BUS via the I-BUS interface, to the STIF0 via the STIF0 interface, and to the STIF1 via the STIF1 interface. The I-BUS is a shared bus in this LSI operating on the B clock. The STIF is an I/O port for MPEG-2 TS/PS format data. The STIF0 is fixed at CH0 and the STIF1 fixed at CH1.

The A-DMAC has two channels for checksum operation that operate on descriptors. Aside from these channels, the A-DMAC has an FEC channel dedicated for FEC operation. This FEC channel performs XOR operation of FEC operation.

These modules operate in parallel. For example, when the bus for channel 0 for checksum processing is accessed, channel 1 for checksum processing can perform checksum operation.

The arbiter is a module that arbitrates the requests sent from each checksum processing channel and each initiator of the FEC channel. The arbiter arbitrates requests from an initiator in round robin scheduling. If you want to execute CH0 and CH1 simultaneously and raise the priority of CH0 or CH1, the arbiter controls the priorities in descriptor ring units (example: When the descriptor of CH0 or CH1, whichever has a lower priority, runs dry, the arbiter piles up the next descriptor after a certain idling) or controls the priorities by suspending channel processing of lower priority.





Figure 14.1 Block Diagram of A-DMAC

Submodule Name	Function
Channel for checksum	DMA automatic processing based on descriptors
processing	Checksum operation
	Continuous execution of checksum
FEC channel	 DMA automatic processing based on descriptors
	XOR operation for any number of data items
Arbiter	Arbitrates requests from the channel for checksum processing
	and FEC channel.
	Channel arbitration mode is round robin scheduling.
I-BUS interface	Conversion between I-BUS protocol and A-DMAC protocol
	Distribution of register R/W requests from the CPU to each
	module
STIF interface	Conversion between STIF protocol and A-DMAC protocol
	STIF0 is fixed at channel 0 for encryption/authentication.
	• STIF1 is fixed at channel 1 for encryption/authentication.

Table 14.1 A-DMAC Submodules



14.1.3 Restrictions on the A-DMAC

The following restrictions apply to the A-DMAC:

- The A-DMAC supports only register access in 32-bit units.
- If the channel processor, or FEC processor is running, write to registers related to the appropriate processor is inhibited. However, you can write data to the following two registers by verifying them after the write even if the appropriate processor is running. Write data repeatedly till verify succeeds.
 - Channel [i] processing control register (C[i]C) (However, do not rewrite the C[i]C_R bit of the running channel processor.)
 - Channel [i] processing interrupt request register (C[i]I)
- Descriptors of data size 0 are inhibited.



14.2 Register Descriptions

The A-DMAC has the following registers. For details on the addresses of these registers and the register status in each processing state, see section 28, List of Registers.

- Channel [i] processing control register (C[i]C) (i = 0, 1)
- Channel [i] processing mode register (C[i]M) (i = 0, 1)
- Channel [i] processing interrupt request register (C[i]I) (i = 0, 1)
- Channel [i] processing descriptor start address register (C[i]DSA) (i = 0, 1)
- Channel [i] processing descriptor current address register (C[i]DCA) (i = 0, 1)
- Channel [i] processing descriptor 0 register (C[i]D0) [control] (i = 0, 1)
- Channel [i] processing descriptor 1 register (C[i]D1) [source address] (i = 0, 1)
- Channel [i] processing descriptor 2 register (C[i]D2) [destination address] (i = 0, 1)
- Channel [i] processing descriptor 3 register (C[i]D3) [data length] (i = 0, 1)
- Channel [i] processing descriptor 4 register (C[i]D4) [checksum value write address] (i = 0, 1)
- FEC DMAC processing control register (FECC)
- FEC DMAC processing interrupt request register (FECI)
- FEC DMAC processing descriptor start address register (FECDSA)
- FEC DMAC processing descriptor current address register (FECDCA)
- FEC DMAC processing descriptor 0 register (FECD00) [control]
- FEC DMAC processing descriptor 1 register (FECD01D0A) [destination address]
- FEC DMAC processing descriptor 2 register (FECD02S0A) [source 0 address]
- FEC DMAC processing descriptor 3 register (FECD03S1A) [source 1 address]

14.2.1 Channel [i] Processing Control Register (C[i]C) (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	—	_	_	_	_	_	_	_	_	_	C[i]C_R
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
D																
BIt:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	C[i]C_ DWF	_	_	_	C[i]C_ VLD	_	_	_	C[i]C_ EIE	_	_	_	C[i]C_E
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R	R	R	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 17	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
16	C[i]C_R	0	R/W	Reset
				Writing 1 to this bit when the channel [i] processor is halted causes the channel [i] calculation sequence to be reset. This bit is automatically and immediately set to 0. Setting both this bit and the C[i]C_E bit to 1 causes channel [i] processing to be newly started.
15 to 13	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	C[i]C_DWF	0	R	WAIT State Flag after Descriptor Processing End
				0: Non-WAIT state
				1: WAIT state
				There are two methods for understanding the processing state of the DMAC channel [i] descriptor. In one, when the DMAC channel [i] descriptor is set, C[i]DWE is set to 1 and then C[i]DIE is set to 1 to accept the "1 descriptor processing end" interrupt request. In the other, the processing state is observed till this bit is set to 1.
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
8	C[i]C_VLD	0	R/W	Variable-Length Descriptor Control Flag
				0: Fixed-length descriptor (32 bytes)
				1: Variable-length descriptor (16/32 bytes)
				The A-DMAC channel uses the 32-byte fixed length structure or 16/32-byte variable-length structure. If this bit is set to 0 to define the descriptor as the fixed-length, the descriptor is always read as 32 bytes. If this bit is set to 1 to define the descriptor as the variable-length, the first 16 bytes are read, and if $r_cid4/r_cid5/r_cid6/r_cid7$ information is required, the remaining 16 bytes are read according to the contents of $r_cidm/r_cim/r_c$
7 to 5	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	C[i]C_EIE	0	R/W	"Processing End" Interrupt Request Enable
				When processing ends, specifies whether to enable or disable the "processing end" interrupt request.
				0: Disables the "processing end" interrupt request.
				1: Enables the "processing end" interrupt request.
				A-DMAC channel [i] processing end means fetching of depleted descriptors (invalid descriptors (descriptors where C[i]F0 is set to 0)).
3 to 1	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
0	C[i]C_E	0	R/W	Execution Request
				Setting this bit to 1 causes channel [i] processing to be started. Setting this bit to 0 causes channel [i] processing to be suspended. When 0 is written to this bit, 0 is read immediately but the channel [i] processor does not stop immediately. That is, the processor stops after it writes back to the descriptor being processed. To understand the channel operating state, set the C[i]C_EIE bit to 1 to accept the "operation end" interrupt request or poll the "operation end" interrupt request flag. To start new processing, the channel [i] of the STIF must be initialized.
				0: Channel [i] processing is halted.
				1: Channel [i] processing is in progress.
				Determine if channel [i] processing is suspended when the processor writes back to the descriptor.



14.2.2 Channel [i] Processing Mode Register (C[i]M) (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	—	_	_	_	_	—	_	_	_	_	_	_	_	—	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	—	—	—	—	—	—	—	—	_	C[i]M_ LIE	_	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	C[i]M_LIE	0	R/W	"Last Data Descriptor End Processing" Interrupt Request Enable
				When last data (C[i]F2=1) descriptor end processing ends, specifies whether to enable or disable the interrupt request.
				0: Disables the "last data descriptor processing end" interrupt request.
				1: Enables the "last data descriptor processing end" interrupt request.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

14.2.3 Channel [i] Processing Interrupt Request Register (C[i]I) (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_	_	_	—	_	—	_	_	_	_	—	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	C[i]I_ DI	—	—	_	C[i]I_ LI	_	_	—	—	—	_	—	C[i]I_ EI
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R	R/W	R	R	R	R	R	R	R	R/W

ad_irqc[i]_n is asserted as negation of logical OR of all bits in this register.

Bit	Bit Name	Initial Value	R/W	Description
31 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	C[i]I_DI	0	R/W	"1 Descriptor Processing End" Interrupt Request (interrupt request to notify you that the processor ended descriptor processing and wrote back the descriptor)
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained.
				0: The "1 descriptor processing end" interrupt is not requested.
				1: The "1 descriptor processing end" interrupt is requested.
11 to 9	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
8	C[i]I_LI	0	R/W	"Continuous Data Last Descriptor Processing End" Interrupt Request (interrupt request to notify you that processing described in the descriptor where C[i]F2 is set to 1 ended)
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained.
				 The "last descriptor processing end" interrupt is not requested.
				1: The "last descriptor processing end" interrupt is requested.
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	C[i]I_EI	0	R/W	"Processing End" Interrupt Request
				This bit indicates whether the "processing end" interrupt is requested.
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained.
				0: The "processing end" interrupt is not requested.
				1: The "processing end" interrupt is requested.
				"Processing end" means fetching of depleted descriptors (invalid descriptors (descriptors where C[i]F0 is set to 0)).



14.2.4 Channel [i] Processing Descriptor Start Address Register (C[i]DSA) (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								C[i]DSA	[31:16]							
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C[i]DSA[15:4] C[i]DSA[3:0]															
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R
Bit	Bit N	Name		Initi Vali	al ue l	R/W	Des	cripti	on							
31 to 4	C[i]E)SA[31	1:4]	All ()	R/W	Descriptor Ring Start Address									

boundary address value.

Do not write any value to this register when C[i]C_E is set to 1.

All 0

R

C[i]DSA[3:0]

3 to 0



Specify a descriptor ring start address. Set a 16-byte

14.2.5 Channel [i] Processing Descriptor Current Address Register (C[i]DCA) (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[C[i]DCA[31:16]															
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[C[i]DC	A[15:4]							C[i]DC	CA[3:0]	
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R	0 R	0 R	0 R

Do not write any value to this register when C[i]C_E is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	C[i]DCA[31:4]	All 0	R/W	Descriptor Current Address
3 to 0	C[i]DCA[3:0]	All 0	R	Specify the start address of descriptor processing. Set a 16-byte boundary address value. When descriptor processing is in progress, these bits indicate the address of descriptor currently being processed. After descriptor write-back, these bits indicate the address of the next descriptor.



14.2.6 Channel [i] Processing Descriptor 0 Register (C[i]D0) [Control] (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		C[i]CRI	DO[3:0]			C[i]CHI	DO[3:0]			C[i]S0	D[3:0]		C[i]DA	C[i]SA	C[i]CS	SM[1:0]	
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	—	—	—	—	—	_	_	—	—	_	—	_	_	C[i]F2	C[i]F1	C[i]F0	
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
Bit	Initial Bit Name Value R/W						Des	Description									
31 to 28	C[i]C	RDO[[3:0]	All (0	R/W	Trar	nsfer D	Data Destination Data Sequence								
							Spe enci such oper cheo	cify a ryptior n as th ration. cksum	swap i proce ie STI Spec opera	metho essing F and ify a s ation r	od for v from SDRA wap n esult o	writing the A- AM or nethoo obtaine	trans DMAC after c for w ed fror	fer dat C to m checks riting t n body	ta afte emory um the y data	er /	

Do not write any value to this register when C[i]C_E is set to 1.



Bit	Bit Name	Initial Value	R/W	Description
31 to 28	C[i]CRDO[3:0]	All 0	R/W	• When the destination is not the STIF (C[i]DA bit = 0)
				C[i]CRDO3: Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				C[i]CRDO2: Data swap in one-byte units (word swap in byte units)
				0: As-is 1: Swap
				C[i]CRDO1: Inversion of bit 1 at address when one or two bytes are accessed
				0: As-is 1: Inversion
				C[i]CRDO0: Inversion of bit 0 at address when one byte is accessed
				0: As-is 1: Inversion
				C[i]CRDO1 and C[i]CRDO0 function for endian adjustment. Note that if an endian different from the endian of this LSI is used, up to three different addresses are accessed from the address where the start and end addresses are specified when an area is allocated.
				• When the destination is the STIF (C[i]DA bit = 1)
				C[i]CRDO3: Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				C[i]CRDO2: Data swap in one-byte units (word swap in byte units)
				0: As-is 1: Swap
				C[i]CRDO1: Data swap in one-bit units (byte swap in one-bit units)
				0: As-is 1: Swap
				C[i]CRDO0: Set this bit to 0 as reserved.

Bit	Bit Name	Initial Value	R/W	Description
27 to 24	C[i]CHDO[3:0]	All 0	R/W	Checksum Operation Result Destination Data
				Specify a swap method for writing the checksum operation result from the A-DMAC to memory such as SDRAM. Specify a swap method for writing body data after checksum operation in the C[i]CRDO3 to C[i]CRDO0 bits.
				C[i]CHDO3: Data swap in two-byte units (longword swap in word units)
				0: As-is
				1: Swap
				C[i]CHDO2: Data swap in one-byte units (word swap in byte units)
				0: As-is
				1: Swap
				C[i]CHDO1: Inversion of bit 1 at address when one or two bytes are accessed
				0: As-is 1: Inversion
				C[i]CHDO0: Inversion of bit 0 at address when one byte is accessed
				0: As-is 1: Inversion
				C[i]CHDO1 and C[i]CHDO0 function for endian adjustment. Note that if an endian different from the endian of this LSI is used, up to three different addresses are accessed from the address where the start and end addresses are specified when an area is allocated.



Bit	Bit Name	Initial Value	R/W	Description
23 to 20	C[i]SO[3:0]	All 0	R/W	Source Data Sequence
	-11111	-		Specify a swap method for reading data from memory such as the STIF and SDRAM to the A-DMAC.
				• When the source is not the STIF (C[i]SA bit = 0)
				C[i]SO3: Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				C[i]SO2: Data swap in one-byte units (word swap in byte units) 0: As-is 1: Swap
				C[i]SO1: Inversion of bit 1 at address when one or two bytes are accessed
				0: As-is 1: Inversion
				C[i]SO0: Inversion of bit 0 at address when one byte is accessed
				0: As-is 1: Inversion
				C[i]SO1 and C[i]SO0 function for endian adjustment. Note that if an endian different from the endian of this LSI is used, up to three different addresses are accessed from the address where the start and end addresses are specified when an area is allocated.
				• When the source is the STIF (C[i]SA bit = 1)
				C[i]SO3: Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				C[i]SO2: Data swap in one-byte units (word swap in byte units) 0: As-is
				1. Swap CliiSO1: Data swan in one-bit units (byte swan in one-bit units)
				0: As-is 1: Swap
				C[i]SO0: Set this bit to 0 as reserved.
				This bit is referenced in AES encryption/decryption, DES/3DES encryption/decryption, SHA hash generation, HMAC keyed hash generation, target data read for checksum operation, and data copy from memory to the STIF and from the STIF to memory. However, this bit is not referenced in key copy and initial vector copy

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
19	C[i]DA	0	R/W	Destination Attribute
				Specifies whether the data read source uses the channel [i] (the destination address is not used) of the STIF or the destination address (memory such as SDRAM).
				0: Uses the destination address (memory such as SDRAM).
				1: Uses the channel [i] of the STIF
18	C[i]SA	0	R/W	Source Attribute
				Specifies whether the data read source uses the channel [i] (the source address is not used) of the STIF or the source address (memory such as SDRAM).
				0: Uses the source address (memory such as SDRAM).
				1: Uses the channel [i] of the STIF
17, 16	C[i]CSM[1:0]	00	R/W	Checksum Mode
				00: Checksum (not initialized, not written back)
				Not beginning of data Not end of data
				01: Checksum (not initialized, written back)
				Not beginning of data End of data
				10: Checksum (initialized, not written back)
				Beginning of data Not end of data
				11: Checksum (initialized, written back)
				Beginning of data End of data
15 to 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
2	C[i]F2	0	R/W	Descriptor Execution Flag 2
				When splitting continuous data into several descriptors for execution, set this bit to 1 in the descriptor that processes the last data part (because the pointer in the A-DMAC must be initialized to process the next descriptor).
				Use this flag when splitting and executing descriptors because the encryption/decryption part, authentication part, and checksum operation part in data such as IPsec/TLS differ.
				0: Non-last descriptor that processes continuous data
				1: Last descriptor that processes continuous data
1	C[i]F1	0	R/W	Descriptor Execution Flag 1
				When this bit is 1, the A-DMAC regards this descriptor as the last descriptor in the descriptor ring area. When processing of this descriptor ends, the A-DMAC returns to the beginning (descriptor start address) of the descriptor ring area.
				0: Non-last descriptor ring
				1: Last descriptor ring
0	C[i]F0	0	R/W	Descriptor Execution Flag 0
				When this bit is 0, the A-DMAC ends processing because this descriptor is invalid. When this bit is 1, this descriptor is valid. When this bit is 1 (valid descriptor), the A-DMAC sets this bit to 0 and writes back to the original address after processing of this descriptor ends.
				0: Invalid descriptor
				1: Valid descriptor

14.2.7 Channel [i] Processing Descriptor 1 Register (C[i]D1) [Source Address] (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[C[i]D1[31:16]															
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C[i]D1	[15:0]							
Initial Value: R/W:	0 R/W	0 B/W														

Do not write any value to this register when C[i]C_E is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	C[i]D1[31:0]	All 0	R/W	Source Address
				Specify a source address. This register is used when source access involves memory reference. It is not used in the STIF.
				When copying a key or initial vector from the source, set 0000 in the lower four bits (16-byte boundary).
				When splitting continuous data into several descriptors for execution, specify the same source address in all the descriptors.



14.2.8 Channel [i] Processing Descriptor 2 Register (C[i]D2) [Destination Address] (i = 0, 1)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[C[i]D2[31:16]														
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C[i]D2	[15:0]							
- Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

Do not write any value to this register when C[i]C_E is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	C[i]D2[31:0]	All 0	R/W	Transfer Data Destination Address
				Specify a destination address to which to write back the transfer data.
				When splitting continuous data into several descriptors for execution, specify the same source address in all the descriptors.

14.2.9 Channel [i] Processing Descriptor 3 Register (C[i]D3) [Data Length] (i = 0, 1)

Do not write any value to this register when C[i]C_E is set to 1.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[—	_	C[i]DWE	C[i]DIE	_	_	_	—	_	_	_	_	_	_	_	—
Initial Value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								C[i]D3	[15:0]							
Initial Value: R/W:	0 R/W															

RENESAS
Bit	Bit Name	Initial Value	R/W	Description
31, 30	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
29	C[i]DWE	0	R/W	"1 Descriptor Processing End" Interrupt Release Wait Enable
				If this bit is 1 and the "1 descriptor processing" interrupt is requested, the A-DMAC waits for the interrupt release before it moves to next descriptor processing.
				 Does not observe the "1 descriptor processing end" interrupt.
				1: Enables "1 descriptor processing end" interrupt release wait.
28	C[i]DIE	0	R/W	"1 Descriptor Processing End" Interrupt Request Enable
				Specifies whether to enable or disable the "1 descriptor processing end" interrupt when processing of this descriptor ends. Processing does not end even if the "1 descriptor processing end" interrupt request is enabled.
				 Disables the "1 descriptor processing end" interrupt request.
				1: Enables the "1 descriptor processing end" interrupt request.
27 to 16	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
15 to 0	C[i]D3[15:0]	All 0	R/W	Target Data Size (Byte Length)
				The target data size range that can be specified in these bits is as follows:
				0 < C[I]D3[15:0] <= 2^16-96
				Basically, set a multiple of the length of block to be processed. For checksum, set a multiple of 2 bytes.
				When using continuous data over several descriptors, set the total of sizes specified in each descriptor in multiples of the block length.
				Also set the total size not to exceed 2^32.

14.2.10 Channel [i] Processing Descriptor 4 Register (C[i]D4) [Checksum Value Write Address] (i = 0, 1)

Do not write any value to this register when C[i]C_E is set to 1.	

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[C[i]D4[31:16]							
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[С	[i]D4[15:1]							-
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R							

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	C[i]D4[31:1]	All 0	R/W	Write address of the checksum calculation result.
0	_	0	R	The lower four bits should be 0. Set a two-byte boundary address.

14.2.11 FEC DMAC Processing Control Register (FECC)

A suspension direction is evaluated after descriptor processing in progress is completed (descriptor write-back). If FECC_E is 1 when the suspension direction is evaluated, the FEC

DMAC enters the WAIT cycle. If the FEC DMAC is restarted because 1 was written to FECC_E during the WAIT cycle, the FEC DMAC moves to next descriptor read unless the descriptor written back just before is the last descriptor. If the descriptor is the last descriptor, the FEC DMAC ends processing and enters the IDLE state.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	FECC_ R	_	_	_	FECC_ DWF	_	_	—	FECC_ DWE	_	_	_	FECC_ DIE
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R	R	R	R	R	R/W	R	R	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_		FECC_ LIE	_	_	_	FECC_ NIE	_	_	_	FECC_ EIE	_	_	_	FECC_ E
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W												

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
28	FECC_R	0	R/W	Reset
				Writing 1 to this bit during stop causes the FEC processing sequence to be reset. This bit is automatically and immediately set to 0. Setting both this bit and the FECC_E bit to 1 causes FEC processing to be newly started except when the following bits are set to 1:
				FECC_DWE, FECC_DIE, FECC_LIE, FECC_NIE, FECC_EIE, FECC_E, FECDSA, and FECDCA
27 to 25	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
24	FECC_DW	0	R	WAIT State Flag after Descriptor Processing End
	F			0: Non-WAIT state
				1: WAIT state
				There are two methods for understanding the processing state of the FEC DMAC descriptor. In one, when the FEC DMAC is executed, FEC_DWE is set to 1 and then FECC_DIE is set to 1 to accept the "1 descriptor processing end" interrupt request. In the other, the processing state is observed till this bit is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
23 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	FECC_DW E	0	R/W	"1 Descriptor Processing End" Interrupt Request Release Wait Enable
				When this bit is 1, the FEC DMAC ends processing of this descriptor and enters the WAIT state unless FECC_DIE is 0 after write-back. If the "1 descriptor processing end" interrupt is requested, the FEC DMAC waits for release of the interrupt before it moves to processing of the next descriptor. If this descriptor is the last descriptor when the interrupt is released, the FEC DMAC ends processing and enters the IDLE state. If this descriptor is not the last descriptor, the FEC DMAC reads the next descriptor.
				0: The FEC DMAC does not enter the WAIT state when the "1 descriptor processing end" interrupt is requested.
				1: The FEC DMAC enters the WAIT state when the "1 descriptor processing end" interrupt is requested.
19 to 17	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
16	FECC_DIE	0	R/W	"1 Descriptor Processing End" Interrupt Request Enable
				Specifies whether to enable or disable the "1 descriptor processing end" interrupt request when processing of this descriptor ends. Processing does not end even if this interrupt is requested. This bit functions as the FECI_DI mask.
				0: Disables the "1 descriptor processing end" interrupt request.
				1: Enables the "1 descriptor processing end" interrupt request.
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

D ''		Initial	D 44/	
Bit	Bit Name	Value	R/W	Description
12	FECC_LIE	0	R/W	"Last Descriptor Processing End" Notification Interrupt Request Enable
				Specifies whether to enable or disable the "last descriptor processing end" interrupt request when processing of the last descriptor ends (FECI_LI mask).
				0: Disables the "last descriptor processing end" interrupt request.
				 Enables the "last descriptor processing end" interrupt request.
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	FECC_NIE	0	R/W	"Invalid Descriptor" Notification Interrupt Request Enable
				Specifies whether to enable or disable the "invalid descriptor" notification interrupt request when the invalid descriptor is fetched (FECI_NI mask).
				0: Disables the "invalid descriptor" notification interrupt request.
				1: Enables the "invalid descriptor" notification interrupt request.
7 to 5		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	FECC_EIE	0	R/W	"Processing End" Interrupt Request Enable
				Specifies whether to enable or disable the "processing end" interrupt request when processing ends (FECI_EI mask).
				0: Disables the "processing end" interrupt request.
				1: Enables the "processing end" interrupt request.
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
0	FECC_E	0	R/W	Execution Request
				Setting this bit to 1 causes FEC processing to be started. Setting this bit to 0 during FEC processing causes FEC processing to be suspended. After FEC processing ends, this bit is automatically set to 0. There are two methods for understanding the FEC DMAC operating state. In one, when the FEC DMAC is executed, FECC_EIE is set to 1 to accept the "operation end" interrupt request. In the other, the operating state is observed till the key of this bit is set to 0.
				0: FEC processing is halted.
				1: FEC processing is in progress.

14.2.12 FEC DMAC Processing Interrupt Request Register (FECI)

ad_irqfec_n is asserted as negation of logical OR of all bits in this register.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	—	_	_	_	_	_	—	_	-
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	—	FECI_ DI	_	—	_	FECI_	—	_	_	FECI_ NI	_	—	_	FECI_ EI
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W.	R	R	R	R/W	R	R	R	R/W	R	R	R	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	FECI_DI	0	R/W	"1 Descriptor Processing End" Interrupt Notification Request
				This interrupt notifies you that the FEC DMAC ended 1 descriptor processing and wrote back the descriptor.
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained.
				This interrupt is masked by the FECC_DIE bit of the descriptor.
				0: The "1 descriptor processing end" interrupt is not requested.
				1: The "1 descriptor processing end" interrupt is requested.
11 to 9	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	FECI_LI	0	R/W	"Last Descriptor (descriptor where FECD00_F2 is 1) Processing End" Interrupt Notification Request
				This interrupt notifies you that the FEC DMAC wrote back the last descriptor and ended last descriptor processing. The FEC DMAC enters the IDLE state after it ended last descriptor processing.
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained. If this bit is set, the FEC DMAC is in the initial state because descriptors ran dry. In this case, replenish new descriptors and then restart the FEC DMAC.
				This interrupt is masked by the FECC_LIE bit of the FECC.
				 The "last descriptor processing end" interrupt is not requested.
				1: The "last descriptor processing end" interrupt is requested.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	FECI_NI	0	R/W	"Invalid Descriptor (descriptor where FECD00_F0 is 0) Interrupt
				Interrupt request for read end notification. When this interrupt request is made, the FEC DMAC ends processing and enters the IDLE state.
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained. This interrupt is masked by the FECC_NIE bit of the FECC. If this bit is set, the FEC DMAC is in the initial state because descriptors ran dry. In this case, replenish new descriptors and then restart the FEC DMAC.
				0: The "invalid descriptor processing end" interrupt is not requested.
				1: The "invalid descriptor processing end" interrupt is
				requested.
3 to 1	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	FECI_EI	0	R/W	"Processing End" Interrupt Request
				This interrupt notifies you that processing ended due to the FECI_LI or FECI_NI interrupt source and the FEC DMAC is now in the IDLE state.
				This bit is cleared to 0 by writing 1 to it. When 0 is written to this bit, the current state is retained. This interrupt is masked by the FECC_EIE bit of the FECC.
				If this bit is set, the FEC DMAC is in the initial state because descriptors ran dry. In this case, replenish new descriptors and then restart the FEC DMAC.
				0: The "processing end" interrupt is not requested.
				1: The "processing end" interrupt is requested.

14.2.13 FEC DMAC Processing Descriptor Start Address Register (FECDSA)

Do not write any value to this register when FECC_E is set to 1.

Bit: 31 27 26 25 24 23 22 21 20 19 18 30 29 28

	. 2000, (01.10]															
Initial Value:	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W	0 B/W
1000	11/ 44	11/ • •	11/ • •	11/ 1	11/00	11/ V V	11/ • •	11/00	11/00	10,00	11/ • •	11/ 1	11/00	11/ V V	11/00	10/00
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[FECDS	A[15:4]							FECD	SA[3:0]	
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R
Bit	Rit N	Jame		Initi Valı	al 1e F	R/W	Des	crintia	n							

DI	Dit Name	value	R/W	Description
31 to 4	FECDSA[31:4]	All 0	R/W	Descriptor Ring Start Address
3 to 0	FECDSA[3:0]	All 0	R	Specify a descriptor ring start address. Set a 16-byte boundary address value.



17

16

14.2.14 FEC DMAC Processing Descriptor Current Address Register (FECDCA)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								FECDC	A[31:16]							
Initial Value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						FECDC	A[15:4]							FECD	CA[3:0]	
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R											

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	FECDSA[31:4]	All 0	R/W	Descriptor Current Address
3 to 0	FECDSA[3:0]	All 0	R	Specify the start address of descriptor processing. Set a 16-byte boundary address value. When descriptor processing is in progress, these bits indicate the address of descriptor currently being processed. After descriptor write-back, these bits indicate the address of the next descriptor. When the FEC DMAC enters the IDLE state after it has processed the descriptor where the last flag is set, this register indicates the address of the next descriptor of the descriptor where the last flag is set.

14.2.15 FEC DMAC Processing Descriptor 0 Register (FECD00) [Control]

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	ECD00	_SZ[15:0]						
Inital Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W												
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[FECD00	_DO[3:0]	I		FECD00	_SO[3:0]			FECD00	_SN[3:0]		FECD00_ DRE	FECD00_ F2	FECD00_ F1	FECD00_ F0
Inital Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W												

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	FECD00_SZ[15:0]	All 0	R/W	Data Size (Byte Length)
				Specify the byte size of data to be processed. Set a value from 0 to 65504. Do not set a value from 65505 to 65536.
				The Ethernet payload length is 1500 bytes. The FEC payload length further becomes less than the Ethernet payload length because the FEC packet payload does not exist in the RTP of the UDP in IP. If the MPEG-2TS packet size is considered, it is highly likely that 1344 bytes will be used as the IP-TV payload length. Consider 1344 bytes as typ.



Bit	Bit Name	Initial Value	R/W	Description
15 to 12	FECD00_DO[3:0]	All 0	R/W	These bits function when the destination is read or written.
				FECD00_DO3:
				Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				FECD00_DO2:
				Data swap in one-byte units (word swap in byte units)
				0: As-is 1: Swap
				FECD00_DO1:
				Inversion of bit 1 at address when one or two bytes are accessed
				0: As-is 1: Inversion
				FECD00_DO0:
				Inversion of bit 0 at address when one byte is accessed
				0: As-is 1: Inversion
				FECD00_DO1 and FECD00_DO0 function for endian adjustment. Note that if an endian different from the endian of this LSI is used, up to three different addresses are accessed from the address where the start and end addresses are specified when an area is allocated.



Bit	Bit Name	Initial Value	R/W	Description
11 to 8	FECD00_SO[3:0]	All 0	R/W	These bits function when the source is read.
				FECD00_SO3:
				Data swap in two-byte units (longword swap in word units)
				0: As-is 1: Swap
				FECD00_SO2:
				Data swap in one-byte units (word swap in byte units)
				0: As-is 1: Swap
				FECD00_SO1:
				Inver,sion of bit 1 at address when one or two bytes are accessed
				0: As-is 1: Inversion
				FECD00_SO0:
				Inversion of bit 0 at address when one byte is accessed
				0: As-is 1: Inversion
				FECD00_SO1 and FECD00_SO0 function for endian adjustment. Note that if an endian different from the endian of this LSI is used, up to three different addresses are accessed from the address where the start and end addresses are specified when an area is allocated.
7 to 4	FECD00_SN[3:0]	All 0	R/W	Number of Source Addresses
				Specify the number of source addresses subject to FEC operation.
				0000: The number of source addresses is 1.
				0001: The number of source addresses is 2.
				Others: Reserved (setting prohibited)



Bit	Bit Name	Initial Value	R/W	Description
3	FECD00_DRE	0	R/W	Destination Read Enable
				0: Does not read the destination.
				1: Reads the destination and updates the read values.
2	FECD00_F2	0	R/W	Descriptor Execution Flag 2
				When 1, this bit explicitly indicates that this descriptor is the last descriptor that should operate. (Another method for explicitly indicating that this descriptor is the last descriptor is to place an invalid descriptor immediately after this descriptor.)
				0: This descriptor is not the last descriptor that should operate.
				1: This descriptor is the last descriptor that should
				operate.
1	FECD00_F1	0	R/W	Descriptor Execution Flag 1
				When this bit is 1, the FEC DMAC regards this descriptor as the last descriptor in the descriptor ring area and returns to the beginning (descriptor start address) of the descriptor ring area when processing of this descriptor ends.
				0: This descriptor is not regarded as the last
				descriptor in the descriptor ring area.
				 This descriptor is regarded as the last descriptor in the descriptor ring area.
0	FECD00_F0	0	R/W	Descriptor Execution Flag 0
				When this bit is 0, processing of this descriptor ends because this descriptor is invalid. If the descriptor where FECD00_F0 is 0 is processed, the FEC DMAC suspends FEC processing on the assumption that FECC_E is 0.
				When this bit is 1, this descriptor is valid. If this descriptor is valid, the FEC DMAC sets this bit to 0 and writes back to the original address when processing of this descriptor ends.
				0: This descriptor is invalid.
				1: This descriptor is valid.

14.2.16 FEC DMAC Processing Descriptor 1 Register (FECD01D0A) [Destination Address]

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							F	ECD01D	0A[31:16	6]						
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ							F	ECD01D	00A[15:0]							
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit	Bit N	Name		lr V	nitial ′alue	R/W	Des	cripti	on							
31 to 0	FEC	D01D	0A[31	:0] A	1I 0	R/W	Des	tinatio	n Add							
							Specify a processing data write-back destination address.									

Do not write any value to this register when FECC_E is set to 1.

14.2.17 FEC DMAC Processing Descriptor 2 Register (FECD02S0A) [Source 0 Address]

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[F	ECD02S	0A[31:16	6]						
Initial Value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							F	ECD028	S0A[15:0]						
Initial Value: R/W:	0 R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	FECD02S0A[31:0]	All 0	R/W	Specify the start address of source 0 data.



14.2.18 FEC DMAC Processing Descriptor 3 Register (FECD03S1A) [Source 1 Address]

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[F	ECD03S	1A[31:16	6]						
Initial Value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ							F	ECD03	S1A[15:0]]						
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit N	Name		lr V	nitial alue	R/W	Des	cripti	on							
31 to 0	1 to 0 FECD03S1A[31:0] All 0			R/W	Spe	Specify the start address of source 1 data.										



14.3 Functions

Table 14.5 lists A-DMAC security/network functions.

Table14.5 A-DMAC Security/Network Functions

Classification	Item	Description	Conforming/ Supported Standard
Error detection	Checksum	1's complement sum operation	RFC1071 support
Error correction	FEC	FEC XOR operation	RFC2733
		 Support of any number of FEC matrixes 	Pro-MPEG support



14.3.1 DMAC Channel Function

The A-DMAC has two DMAC channels for checksum processing processing.

Table14.6 AES Operation Cycles

Key Length	Encryption Cycle	Decryption Cycle
128 bits	10	20
192 bits	12	22
256 bits	14	24

Table14.7 Encryption Operating Modes

Mode Name	Description						
ECB (Electronic Codebook	Mode in which to input one block of plain text (ciphertext) and generate the corresponding ciphertext (plain text).						
Mode)	In ECB, parallel processing is possible because processing per block is independent. In this mode, however, security is not high because the same ciphertext is output for a combination of the same plain text data and encryption keys.						
CBC	Mode in which to generate ciphertext by XORing plain text with the						
(Cipher Block Chaining Mode)	In the first block, the initial vector (IV) is XORed with plain text. You do not need to keep the IV confidential but need to change it when using the same encryption key. Decryption is performed in reverse order of encryption. This mode does not support parallel processing.						
CFB	Mode in which to encrypt the ciphertext generated in the immediately preceding block and XOR the block with plain text to obtain new ciphertext.						
Mode)	The first block processing encrypts the IV and XORs it with plain text to obtain ciphertext. Decryption processing encrypts ciphertext and XORs it with the ciphertext of the next block to obtain plain text. Like this, CFB decryption processing is achieved via encryption operation. However, this mode does not support parallel processing.						
OFB (Output Feedback	Mode in which to encrypt the immediately preceding encryption block and XOR the obtained block with plain text (ciphertext) to generate ciphertext (plain text).						
	The first block processing uses the IV. OFB decryption processing is achieved via encryption operation. However, this mode does not support parallel processing.						

Mode Name	Description						
CTR	Mode in which to encrypt "counter" consisting of random numbers and						
(Counter Mode)	generate ciphertext (plain text).						
	The counter is incremented per processing block. This mode supports parallel processing.						

If the AES encryption/decryption function is used by the DMAC channel, the A-DMAC uses the descriptors to update keys and initial vectors. The A-DMAC can also use the descriptors to output the intermediate values (intermediate result) of the initial vectors obtained when encryption/decryption was performed in encryption operating mode other than ECB.

14.3.2 Checksum

Checksum is a data error detection scheme. Checksum splits the entered data in 16-bit units and calculates their 1's complement sum to detect an error. For example, TCP checksum used to detect packet errors on the receiving side splits information called an IP pseudo header, TCP header, and TCP payload data in 16-bit units and calculates their 1's complement sum. If the obtained 1's complement sum is H'FFFF or H'0000, it indicates that no packet error occurred. If the 1's complement sum is not H'FFFF and H'0000, it indicates that a packet error occurred.

The A-DMAC has a function to calculate the 1's complement sum of data obtained via DMA transfer.

14.3.3 FEC Channel

The A-DMAC has one channel for FEC operation. This channel can perform XOR operation for the data obtained via DMA transfer and write back to memory because it is of a descriptor structure that can cope with FEC operation of any number of rows.



14.3.4 FEC Operation

FEC is an error correction method. This method enables the receiving side to repair the lost packet without requesting packet retransmission. When repairing the lost packet by using FEC, the transmitting side uses the original packet group to generate a redundant packet (FEC packet). When transmitting 100 packets, for example, the transmitting side generates a 10 x 10 packet matrix, XORs the ten original packets aligned to one row or column, and generates one FEC packet per row (column). In this example, 20 FEC packets are generated. The transmitting side transmits the original data packet group and FEC packets to the receiving side. To check whether the original packets are lost, the receiving side aligns the original packets and FEC packets to the matrix as in the transmitting side. If a lost original packet is found, the transmitting side can repair the packet by XORing the other packets in the row and column to which the lost packet belongs with the FEC packets. Like this, the transmitting side and receiving side need to share the number of rows and columns of matrix aligned to generate FEC packets before transmitting and receiving the packets.

The A-DMAC has the XOR calculation function used for FEC operation and supports the following FEC specifications of RFC2733 and Pro-MPEG:

- XOR calculation of any number of rows (columns) A variable-length descriptor supports the FEC structure of theoretically infinite length.
- One-dimensional FEC

Not only two-dimensional FEC but also one-dimensional FEC is supported because processing is performed per row (column).

The CPU must perform the following operations:

- FEC matrix alignment
- Lost packet detection
- Unification of the lengths of packets that constitute a row (column) (Packets less than the maximum packet length are padded with 0.)
- Repair of a portion of timestamp and payload type from the result obtained from the A-DMAC



14.4 Channel Operation

14.4.1 Descriptor Format

The A-DMAC can automatically perform DMA transfer between memory and the STIF without the CPU based on the descriptor containing information such as a buffer pointer and its data size. The A-DMAC automatically performs operations such as reading data from memory and writing the decrypted data to the STIF according to the information stored in this descriptor.

Figure 14.2 shows the descriptor format. The gray parts in the figure are ignored when descriptor processing is started and "0" is written back to these parts after descriptor processing ends. For details on each bit, see section 14.2.6, Channel [i] Processing Descriptor 0 Register (C[i]D0) [Control] (i = 0, 1), to section 14.2.10, Channel [i] Processing Descriptor 4 Register (C[i]D4) [Checksum Value Write Address] (i = 0, 1).

Bit Address	31	30	29	28	27-26	25-24	23-20	19	18	17-16	15-3	2-1	0
0	CRDO[3:0]		CHDO[3:0]		SO[3:0]	DA	SA	CSM[1:0]		F[2:0]		
+4	D1 [31:0]												
+8	D2 [31:0]												
+12	DWE DIE D3 [15:0]												
+16	D4 [31:1]												
+20													
+24													
+28													

Figure 14.2 Descriptor Format

A descriptor is 16/32-byte variable length or 32-byte fixed length. Select variable length or fixed length from the variable-length descriptor control flag ($C[i]C_VLD$) of the channel [i] processing control register (C[i]C). If $C[i]C_VLD$ is set to 1 to operate the descriptor as the variable-length descriptor, the remaining 16 bytes are read when the following conditions are met:

• Checksum calculation result write-back is set (C[i]CSM0 = 1).



14.4.2 Basic Channel Operation

When "1" is written to the C[i]C_E bit of the channel [i] processing control register (C[i]C), channel [i] reads the descriptor from the C[i]DCA31 to C[i]DCA4 addresses. If a fixed length is set in C[i]C_VLD, the first 32 bytes are continuously read. If variable length is set, the remaining 16 bytes are read according to the previously explained conditions.

If the C[i]F0 flag of the first longword of a descriptor is 1, the descriptor is fetched to the appropriate register of channel [i] processing descriptor 0 (C[i]D0) to channel [i] processing descriptor 4 (C[i]D4). After 1-descriptor processing ends, channel [i] sets the C[i]F0 flag to 0 and writes back to the original area.

Any number of descriptors can be allocated onto memory in the ring form. Processing is started from the descriptor allocated to the address indicated by the channel [i] processing descriptor current address register (C[i]DCA). If descriptors where the C[i]F0 flag of channel [i] processing descriptor 0 (C[i]D0) is set to 1 continue, channel [i] processes them one after another. If the C[i]F1 flag of channel [i] processing descriptor 0 (C[i]D0) is 1, channel [i] assumes that the end of descriptor ring was detected and processes the descriptor allocated to the address indicated by the channel [i] processing descriptor start address register (C[i]DSA). To end descriptor processing, allocate the invalid descriptor where the C[i]F0 flag of channel [i] processing descriptor 0 (C[i]D0) is set to 0.

If processing for single continuous data is divided into several descriptors, the data size of each processing must be saved between several descriptor processing. Conversely, to handle different data, the data size of each processing must be initialized. For this reason, whether the descriptor currently being executed handles the end of continuous data must be indicated in the descriptor. Set this in the C[i]F2 flag.

The A-DMAC does not allow you to set data size 0 in C[i]D315 to C[i]D30.

14.4.3 Checksum

Figure 14.3 shows an example of descriptors that execute only checksum. In figure 14.3, (a) is an example of continuously allocating checksum descriptors each of which completes one processing and (b) is an example of splitting processing into several checksum descriptors and allocating the last checksum descriptor that completes processing.

In the descriptor that performs checksum operation, set the data size in multiples of two bytes. However, if split descriptors are used, a value other than a multiple of two bytes can be set as the data size in each descriptor but the total number of data sizes specified in the split descriptors must be set so that it becomes a multiple of 2. (If processing is split into several descriptors and an odd size is specified in the non-last descriptor, the A-DMAC waits for the next descriptor without processing data of the last one byte.)





Figure 14.3 Examples of Allocating Checksum Descriptors

RENESAS

14.5 FEC Channel Operation

14.5.1 Descriptor Format for FEC Channel

Figure 14.4 shows the descriptor format for the FEC channel. The FEC channel can automatically perform DMA transfer with memory without the CPU according to descriptor information.

Two source addresses can be specified in a descriptor but linking descriptors in the ring form provides FEC processing of any number of rows (columns).

Only I-BUS can access FEC channel data due to its application, so information indicating the source and destination directions (I-BUS or STIF) is not included in the descriptor. The size of data subject to FEC operation must match the data size set in the FECD0_SZ15 to FECD0_SZ0 flag of FEC DMAC processing descriptor 0 (FECD00) in the first longword of the FEC descriptor. For this reason, when processing data less than the data size set in the FECD0_SZ15 to FECD0_SZ15 to FECD0_SZ0 flag, you must pad the data with 0 and perform FEC processing.

Bit Address	31-16	15-12	11-8	7-4	3	2-0	
0	SZ[15:0]	DO[3:0]	SO[3:0]	SN[3:0]	DRE	F[2:0]	
+4	D01D0A [31:0]						
+8		D02S0A [31:0]					
+12		D03S1A [31:0] or padding					

Figure 14.4 FEC DMAC Descriptor Format





14.5.2 Basic FEC Channel Operation

When "1" is written to the FECC_E bit of the FEC DMAC processing control register (FECC), the FEC channel starts descriptor read. If the FECD00_F0 flag in the first longword is "1", descriptors are fetched in turn to the appropriate register, starting from FECD00 in the first longword.

After descriptor read is completed, the FEC channel reads data from memory space indicated by a source address and performs FEC operation (XOR calculation). After XOR calculation with all source addresses is completed, the FEC channel writes back the result to destination address space. After 1-descriptor processing ends, the FEC channel sets the FECD00_F0 flag to "0" and writes back to the original area.

To support the FEC matrix operation of any number of rows and columns, the FEC channel installed on the A-DMAC temporarily writes back the FEC operation result of source rows/columns that can be processed by one descriptor to the destination address. If the FEC matrix consists of two rows, the FEC matrix operation ends in one descriptor. If the FEC matrix consists of 3 rows/columns or more, the FEC channel splits the matrix into several descriptors and performs FEC matrix processing. If this processing must be split into several descriptors, use the FECD00_DRE bit to control the FEC operation.

Figure 14.5 shows an example of descriptor configuration where the FEC matrix operation is split into several descriptors for execution. In the first descriptor that starts the FEC operation, FECD00_DRE is set to 0 because the operation result is not yet written. In the second and subsequent descriptors, the FEC operation is continued. In other words, to XOR the calculation result of the previous descriptor with the current descriptor source, FECD00_DRE is set to 1. Piling up such descriptors till the number of rows or columns for the FEC matrix operation is met makes it possible to obtain the last XOR operation result of the target row (column).

Any number of descriptors can be allocated onto memory in the ring form. Processing is started from the descriptor allocated to the address indicated by the FEC DMAC processing descriptor current address register (FECDCA). If descriptors where the FECD00_F0 flag of FEC DMAC processing descriptor 0 (FECD00) is set to 1 continue, the FEC channel processes them one after another. If the FECD00_F1 flag of FECD00 is 1, the FEC channel assumes that the end of descriptor ring was detected and processes the descriptor allocated to the address indicated by the FEC DMAC processing descriptor start address register (FECDSA). To end descriptor processing, allocate the invalid descriptor where the FECD00_F0 flag of FECD00 is set to "0" or allocate the last descriptor where the FECD00_F2 flag of FECD00 is set to "1".



Figure 14.5 Example of FEC Descriptor Configuration





Section 15 Stream Interface (STIF)

This LSI has a 2-channel stream interface (STIF).

15.1 Features

- Two-channel bidirectional interface
- Supports TS packets (packet size: 188 bytes).
- Supports TTS packets (packet size: 192 bytes).
- Supports PS packets (packet size: specified by the size register).
- 8-bit parallel transfer or 1-bit serial transfer is selectable.
- Transfer direction is settable for each channel.
- Polarity of each clock signal, request signal, synchronizing signal, and data enable signal is selectable.
- A PCR clock recovery module (PCRRCV) incorporated



Figure 15.1 shows a block diagram of the STIF.

TBD

Figure 15.1 Block Diagram of STIF



15.2 Input/Output Pins

Table 15.1 shows the pin configuration of the STIF.

Table 15.1 Pin Configuration

Name	I/O	Function
ST_CLKOUT	Output	Data clock output (common to channels)
ST0_CLKIN	Input	Data clock input
ST0_REQ	I/O	Request signal
ST0_SYC	I/O	Synchronizing signal
ST0_VLD	I/O	Data enable
ST0_D[7:0]	I/O	Data (ST0_D[0] is used in serial mode)
ST0_VCO_CLKIN	Input	The MPEG base clock is input from the external 27-MHz voltage controlled oscillator (VCO).
ST0_PWM	Output	The 27-MHz VCO is controlled through the low-pass filter (LPF).
ST1_CLKIN	Input	Data clock input
ST1_REQ	I/O	Request signal
ST1_SYC	I/O	Synchronizing signal
ST1_VLD	I/O	Data enable
ST1_D[7:0]	I/O	Data (ST1_D[0] is used in serial mode)
ST1_VCO_CLKIN	Input	The MPEG base clock is input from the external 27-MHz VCO.
ST1_PWM	Output	The 27-MHz VCO is controlled through the LPF.



15.3 Register Descriptions

The STIF has the following registers. For the address and status at each processing state of these registers, see section 28, List of Registers.

- STIF mode select register (STMDR_0)
- STIF control register (STCTLR_0)
- STIF internal counter control register (STCNTCR_0)
- STIF internal counter set register (STCNTVR_0)
- STIF status register (STSTR_0)
- STIF interrupt enable register (STIER_0)
- STIF transfer size register (STSIZER_0)
- STIFPWM mode register (STPWMMR_0)
- STIFPWM control register_0 (STPWMCR_0)
- STIFPWM register (STPWMR_0)
- STIFPCR0 register (STPCR0R_0)
- STIFPCR1 register (STPCR1R_0)
- STIFSTC0 register (STSTC0R_0)
- STIFSTC1 register (STSTC1R_0)
- STIF lock control register (STLKCR_0)
- STIF debugging status register (STDBGR_0)
- STIF mode select register (STMDR_1)
- STIF control register (STCTLR_1)
- STIF internal counter control register (STCNTCR_1
- STIF internal counter set register (STCNTVR_1)
- STIF status register (STSTR_1)
- STIF interrupt enable register (STIER_1)
- STIF transfer size register (STSIZER_1)
- STIFPWM mode register (STPWMMR_1)
- STIFPWM control register_1 (STPWMCR_1)
- STIFPWM register (STPWMR_1)
- STIFPCR0 register (STPCR0R_1)
- STIFPCR1 register (STPCR1R_1)
- STIFSTC0 register (STSTC0R_1)
- STIFSTC1 register (STSTC1R_1)

- STIF lock control register (STLKCR_1)
- STIF debugging status register (STDBGR_1)

15.3.1 STIF Mode Select Register (STMDR)

STMDR is a 32-bit register that selects operating mode, clock source, etc. of the on-chip STIF module. STMDR is initialized to H'00000000 by a power-on reset.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14	LSBSEL	0	R/W	Selects MSB first or LSB first in serial mode.
				0: MSB-first data input/output
				1: LSB-first data input/output
13	EDGSEL	0	R/W	Selects input/output timing of STn_REQ, STn_SYC, STn_VLD, and STn_D[7:0].
				 Output and sampled at the rising edge of the synchronizing clock
				1: Output and sampled at the falling edge of the synchronizing clock
				The synchronizing clock is defined by the CLKSEL and CKFRSEL[3:0] bits in this register.
12	CLKSEL	0	R/W	Selects synchronizing clock for stream transmit mode
				 STn_SYC, STn_VLD, and STn_D[7:0] are output in synchronization with ST_CLKOUT.
				STn_REQ is sampled in synchronization with ST_CLKOUT
				 STn_SYC, STn_VLD, and STn_D[7:0] are output in synchronization with STn_CLKIN.
				STn_REQ is sampled in synchronization with STn_CLKIN.



Bit	Bit Name	Initial Value	R/W	Description
11	CKFRSEL3	0	R/W	These bits select the clock source of ST_CLKOUT
10	CKFRSEL2	0	R/W	(available for STMDR_0 only).
9	CKFRSEL1	0	R/W	0000: Bø
8	CKFRSEL0	0	R/W	0001: lø/2
				0010: lø/3
				0011: lø/4
				0100: lø/6
				0101: lø/8
				0110: lø/12
				0111: Reserved (setting prohibited)
				1000: Reserved (setting prohibited)
				1001: Reserved (setting prohibited)
				1010: Reserved (setting prohibited)
				1011: Reserved (setting prohibited)
				1100: Reserved (setting prohibited)
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Output is fixed to low.
				Notes: 1. For serial mode, select a clock source of $B\phi$ or less. For parallel mode, select a clock source of $B\phi/2$ or less.
				For example, when $I\phi : B\phi = 3 : 1$ or $6 : 2$ is set in the CPG, $I\phi/2$ is not selectable for serial mode. For parallel mode, $I\phi/2$ and $I\phi/4$ are not selectable.
				2. Select a clock source that satisfies the following: STn_CLKIN $\leq B\phi \times 80\%$ (serial mode)
				STn_CLKIN \leq (B ϕ /2) × 80% (parallel mode)
7	REQACTSEL	0	R/W	Selects the active polarity of STn_REQ.
				0: Active-high
				1: Active-low

Bit	Bit Name	Initial Value	R/W	Description
6	VLDACTSEL	0	R/W	Selects the active polarity of STn_VLD.
				0: Active-high
				1: Active-low
5	SYCACTSEL	0	R/W	Selects the active polarity of STn_SYC.
				0: Active-high
				1: Active-low
4	IOSEL	0	R/W	Selects stream input or output direction.
				0: Input (from an external device to this LSI)
				1: Output (from this LSI to an external device)
3	IFMDSEL3	0	R/W	These bits select operating mode.
2	IFMDSEL2	0	R/W	0000: TS serial mode 1
1	IFMDSEL1	0	R/W	0001: TS parallel mode 1
0	IFMDSEL0	0	R/W	0010: TS serial mode 2
				0011: TS parallel mode 2
				0100: TS serial mode 3
				0101: TS parallel mode 3
				0110: Reserved (setting prohibited)
				0111: Reserved (setting prohibited)
				1000: TTS serial mode
				1001: TTS parallel mode
				1010: Reserved (setting prohibited)
				1011: Reserved (setting prohibited)
				1100: PS serial mode
				1101: PS parallel mode
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

[Legend] n = 0, 1



15.3.2 STIF Control Register (STCTLR)

STCTLR is a 32-bit register that sets the recovery processing switching threshold value and enables/disables DMA transfer requests. STCTLR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 12		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11 10 9	RCVTM2 RCVTM1 RCVTM0	0 0	R/W R/W R/W	always be 0. These bits set the recovery processing switching threshold value for packet output in TS mode 1 or TS mode 2. These bits are valid when RCV = 1. 000: Approximately 0.625 seconds 001: Approximately 1.25 seconds 010: Approximately 2.5 seconds 011: Approximately 5 seconds 100: Approximately 10 seconds 101: Approximately 10 seconds 101: Approximately 20 seconds 110: Approximately 40 seconds 111: Approximately 80 seconds The recovery functions are processed as follows: Recovery function (1) When the internal counter value exceeds the timestamp value and the difference is smaller than the set threshold value, the packet is output immediately. Recovery function (2) When the internal counter value exceeds the timestamp value and the difference is larger than the set threshold value, the packet is discarded and the recovery processing restarts with the next packet. (The next packet is output immediately, and the packet's timestamp is reloaded to the internal counter for timestamp at the same time.)
				Recovery function (3) When the internal counter value is under the timestamp value but the difference is larger than the set threshold value, the packet is discarded and the recovery processing restarts with the next packet. (The next packet is output immediately, and the packet's timestamp is reloaded to the internal counter for timestamp at the same time.)
Bit	Bit Name	Initial Value	R/W	Description
--------	----------	------------------	-----	---
8	RCV	0	R/W	Enables the recovery functions when outputting packets in TS mode 1 or TS mode 2.
				0: Recovery functions disabled
				1: Recovery functions enabled
7	TRICK	0	R/W	Enables the function that transfers stream independently of timestamp when outputting packets in TS mode 1 or TS mode 2.
				0: Transfer function disabled
				1: Transfer function enabled
6 to 3		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	REQEN	0	R/W	Enables or disables DMA transfer requests to the A-DMAC.
				0: Disabled
				1: Enabled
1	EN	0	R/W	Enables or disables stream input/output.
				0: Disabled
				1: Enabled
0	SRST	0	R/W	Setting this bit to 1 causes the internal state of this LSI to be initialized with register settings retained.
				When a TS packet is received for the first time after the initialization, the timestamp value of the TS packet is reloaded to the internal counter for timestamp.
				While 1 is read from this bit, the initialization is in progress.
				This bit is automatically cleared to 0.
				Whenever the STMDR setting is modified, be sure to set SRST to 1 to initialize this LSI and then set EN and REQEN to 1 to enable stream transfer.



15.3.3 STIF Internal Counter Control Register (STCNTCR)

STCNTCR is a 32-bit register to control the internal counter for timestamp. STCNTCR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description	
31 to 4	_	All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	
3	CRD	0	R/W	Setting this bit to 1 causes the internal counter value for timestamp to be read to STCNTVR.	
				This bit is automatically cleared to 0.	
2	CSTP	0	R/W	Stops the internal counter for timestamp.	
				0: Count operation is continued.	
				1: Counter is stopped with its value retained.	
1	CSET	0	R/W	Setting this bit to 1 causes the STCNTVR value to be reloaded to the internal counter for timestamp.	
				This bit is automatically cleared to 0.	
0	CRST	0	R/W	Setting this bit to 1 causes the internal counter for timestamp to be initialized to H'00000000.	
				This bit is automatically cleared to 0.	



15.3.4 STIF Internal Counter Set Register (STCNTVR)

STCNTVR is a 32-bit register that reads or reloads the value of the internal counter for timestamp in combination with the settings of the CRD and CSET bits in STCNTCR. STCNTVR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	VLU31 to VLU0	All 0	R/W	Internal counter value for timestamp

15.3.5 STIF Status Register (STSTR)

STSTR is a 32-bit register that indicates the status of the recovery functions, packet transmission/reception, and PCR clock recovery. STSTR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	LKZF	0	R/W	Indicates whether the PLL error amount (internal STC - internal PCR) falls within threshold value range LKCYC when a PCR packet is received.
				0: Within threshold value range (PLL error amount (internal STC - internal PCR) =< LKCYC)
				1: Outside threshold value range (PLL error amount (internal STC - internal PCR) > LKCYC)
				This bit is cleared to 0 by writing 1.



Bit	Bit Name	Initial Value	R/W	Description
11	LKF	0	R/W	Indicates PLL lock status.
				0: PLL unlocked
				In the case of ULCNT >= ULREF due to continued LKZF = 1 state (outside threshold value range) when a PCR packet is received with PLL locked (LKF = 1)
				1: PLL locked
				In the case of LKCNT >= LKREF due to continued LKZF = 0 state (within threshold value range) when a PCR packet is received with PLL unlocked (LKF = 0)
				This bit is cleared to 0 by writing 1.
10	DISF	0	R/W	Status flag bit that indicates the discontinuity_indicator (table 15.5) of received PCR_PID. This bit is set to 1 upon completion of transfer (internal PCR \rightarrow STC \rightarrow internal STC)
				This bit is cleared to 0 by writing 1.
9	UNZF	0	R/W	This bit is set to 1 when data transfer from internal PCR to STC counter and data transfer from STC counter to internal STC are completed and the comparison of the upper data of received PCR_PID does not match (internal STC - internal PCR exceeded the acceptable comparison result range specified by PWMCYC; see figure 15.9).
				This bit is also set to 1 when PCR_PID (table 15.5) is received after "discont."
				Furthermore, if the PWM control variable with a bit width of the effective comparison bit count "n" specified by PWMCYC is $-(2^n)$, this bit is set to 1 as invalid PWM control variable (ILGL = 1 hereinafter) in the same manner as above.
				This bit is cleared to 0 by writing 1.
8	PCRF	0	R/W	This bit is set to 1 when data transfer from internal PCR to STC counter and data transfer from STC counter to internal STC are completed.
				These transfers take place when a packet whose PCR_PID was detected satisfies the conditions in table 15.4.
				This bit is cleared to 0 by writing 1.

Bit	Bit Name	Initial Value	R/W	Description
7	TENDF	0	R/W	Indicates completion of output packet transfer for the transfer data size specified by STSIZER in PS mode.
				This bit is cleared to 0 by writing 1.
6	RENDF	0	R/W	Indicates completion of input packet transfer for the transfer data size specified by STSIZER in PS mode.
				This bit is cleared to 0 by writing 1.
5	RCVF3	0	R/W	This bit is set to 1 when recovery function (3) is activated when outputting a packet in TS mode 1 or TS mode 2.
				This bit is cleared to 0 by writing 1.
4	RCVF2	0	R/W	This bit is set to 1 when recovery function (2) is activated when outputting a packet in TS mode 1 or TS mode 2.
				This bit is cleared to 0 by writing 1.
3	RCVF1	0	R/W	This bit is set to 1 when recovery function (1) is activated when outputting a packet in TS mode 1 or TS mode 2.
				This bit is cleared to 0 by writing 1.
2	UPF	0	R/W	This bit is set to 1 when a packet shorter than 188 bytes is received in TS mode 1 or TS mode 2. Such packets are discarded.
				This bit is cleared to 0 by writing 1.
1	OPF	0	R/W	This bit is set to 1 when a packet longer than 188 bytes is received in TS mode 1 or TS mode 2. Such packets are discarded.
				This bit is cleared to 0 by writing 1.
0	ŌVF	0	R/W	This bit is set to 1 when data read by the A-DMAC is delayed and therefore the receive data which came later is discarded in TS mode 1 or TS mode 2.
				This bit is cleared to 0 by writing 1.



15.3.6 STIF Interrupt Enable Register (STIER)

STIER is a 32-bit register to control various interrupt requests. STIER is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description	
31 to 13		All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	
12	LKZE	0	R/W	Enables or disables LKZF interrupt requests.	
				0: LKZF interrupt requests are disabled.	
				1: LKZF interrupt requests are enabled.	
11	LKE	0	R/W	Enables or disables LKF interrupt requests.	
				0: LKF interrupt requests are disabled.	
				1: LKF interrupt requests are enabled.	
10	DISE	0	R/W	Enables or disables DISF interrupt requests.	
				0: DISF interrupt requests are disabled.	
				1: DISF interrupt requests are enabled.	
9	UNZE	0	R/W	Enables or disables UNZF interrupt requests.	
				0: UNZF interrupt requests are disabled.	
				1: UNZF interrupt requests are enabled.	
8	PCRE	0	R/W	Enables or disables PCRF interrupt requests.	
				0: PCRF interrupt requests are disabled.	
				1: PCRF interrupt requests are enabled.	
7	TENDE	0	R/W	Enables or disables TENDF interrupt requests.	
				0: TENDF interrupt requests are disabled.	
				1: TENDF interrupt requests are enabled.	
6	RENDE	0	R/W	Enables or disables RENDF interrupt requests.	
				0: RENDF interrupt requests are disabled.	
				1: RENDF interrupt requests are enabled.	
5	RCVE3	0	R/W	Enables or disables RCVF3 interrupt requests.	
				0: RCVF3 interrupt requests are disabled.	
				1: RCVF3 interrupt requests are enabled.	

Bit	Bit Name	Initial Value	R/W	Description
4	RCVE2	0	R/W	Enables or disables RCVF2 interrupt requests.
				0: RCVF2 interrupt requests are disabled.
				1: RCVF2 interrupt requests are enabled.
3	RCVE1	0	R/W	Enables or disables RCVF1 interrupt requests.
				0: RCVF1 interrupt requests are disabled.
				1: RCVF1 interrupt requests are enabled.
2	UPE	0	R/W	Enables or disables UPF interrupt requests.
				0: UPF interrupt requests are disabled.
				1: UPF interrupt requests are enabled.
1	OPE	0	R/W	Enables or disables OPF interrupt requests.
				0: OPF interrupt requests are disabled.
				1: OPF interrupt requests are enabled.
0	ŌVE	0	R/W	Enables or disables $\overline{O}VF$ interrupt requests.
				0: OVF interrupt requests are disabled.
				1: $\overline{O}VF$ interrupt requests are enabled.

15.3.7 STIF Transfer Size Register (STSIZER) (n = 0,1)

STSIZER is a 32-bit register that specifies a transfer byte count for PS mode. STSIZER is initialized to H'FFFFFFF by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	SIZE31 to SIZE0	All 1	R/W	Transfer byte count for PS mode

15.3.8 STIFPWM Mode Register (STPWMMR)

STPWMMR is a 32-bit register that selects PWM mode, sets PWM control cycle, reference bit shift amount, and reference clock, enables/disables PID filtering, and sets the PID of a PCR packet to be filtered. STPWMMR is initialized to H'00000000 by a power-on reset.

		Initial			
Bit	Bit Name	Value	R/W	Description	
31 to 29	_	All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	
28 to 16	PID12 to PID0	All 0	R/W	These bits set the PID (PCR_PID) of filtering target PCR packet.	
15	PIDEN	0	R/W	Enables or disables PCR packet filtering.	
				0: Filtering is disabled.	
				1: Filtering is enabled.	
14	PWMUEN	0	R/W	Selects whether to reflect the PWM control difference (internal STC - internal PCR) in the PWM control output according to the comparison of the residual upper bits (comparison target bits) in the comparison of bits 0 to 11. The comparison result of target bits is reflected in UNZF. This bit is valid only when PWMSEL is 0.	
				0: When the comparison results in a mismatch, PWM control variable is reflected in PWM control.	
				[Match: UNZF = 0] PWM control variable is reflected in PWM output control.	
				[Mismatch: UNZF = 1] PWM control variable is reflected in PWM output control.	
				 When the comparison results in a mismatch, PWM control variable is not reflected in PWM control. 	
				[Match: UNZF = 0] PWM control variable is reflected in PWM output control.	
				[Mismatch: UNZF = 1] PWM control variable is not reflected in PWM output control.	

Bit	Bit Name	Initial Value	R/W	Description		
13	PWMSEL	0	R/W	Selects difference (internal STC - PWMR value for use as the input	internal PCR) result or to selector 2 (figure 15.9).	
				Also selects PCR arrival pulse or reflecting the selector 2 output in	PWMWP as the pulse for the PWM output.	
				0: PWM control mode is set for the difference (internal STC - internal PCR) result control. PCR arrival pulse and PWMWP are available.		
				1: PWM control mode is set for th	e PWMR control.	
				Only PWMWP is available.		
12	PWMSEL2	0	R/W	Selects selector 1 (figure 15.9) or + internal PWM) result for use as	addition (selector 1 output input to the internal PWM.	
				0: Selector 1 output is set for input	it to the internal PWM.	
				1: Addition (selector 1 output + internal PWM) result is set for input to the internal PWM.		
11	PWMCYC3	0	R/W	These bits set a PWM control cycle value based on the		
10	PWMCYC2	0	R/W	PWM reference clock that is set b	by the PWMDIV bits.	
9	PWMCYC1	0	R/W	See table 15.2.		
8	PWMCYC0	0	R/W	This setting should be modified or 0.	nly when the PIDEN bit is	
7	PWMSFT3	0	R/W	These bits set a reference bit pos	ition that is used to specify	
6	PWMSFT2	0	R/W	shown in figure 15.9, the reference bit position of the PW control variable varies with the PWMSFT value.		
5	PWMSFT1	0	R/W			
4	PWMSFT0	0	R/W	This setting should be modified of 0.	e modified only when the PIDEN bit is	
				Reference bit position	Reference bit position	
				0000: 0	1000: 8	
				0001: 1	1001: 9	
				0010: 2	1010: 10	
				0011: 3	1011: 11	
				0100: 4	1100: 12	
				0101: 5	1101: 13	
				0110: 6	1110: 14	
				0111: 7	1111: 15	

Bit	Bit Name	Initial Value	R/W	Description	
3	PWMDIV3	0	R/W	These bits set the reference clock of the PWM control output (PWMOUT) as a system clock (B ϕ) division count. Set a division count between 1 and 1024. If a value outside the range is set, the operation of this LSI is not guaranteed	
2	PWMDIV2	0	R/W		
1	PWMDIV1	0	R/W		
0	PWMDIV0	0	R/W	R/W This setting should be modified only when the PIDEN bit 0.	
				0000: 1	1000: 256
				0001:2	1001: 512
				0010: 4	1010: 1024
				0011: 8	1011: 2048 (invalid)
				0100: 16	1100: 4096 (invalid)
				0101: 32	1101: 8192 (invalid)
				0110: 64	1110: 16384 (invalid)
				0111: 128	1111: 32768 (invalid)



		200	Sonption	
PWMCYC3 to PWMCYC0	PWM Cycle (× PWM reference clock)	Acceptable Comparison Bit Count n	Acceptable Comparison (Internal STC - Internal PCR) Result Range * ¹	PWM Control Variable* ² (ILGL = 1)
0000	2	0	—	—
0001	4	1	-1 to +1	-2
0010	8	2	–3 to +3	-4
0011	16	3	-7 to +7	-8
0100	32	4	-15 to +15	-16
0101	64	5	–31 to +31	-32
0110	128	6	-63 to +63	-64
0111	256	7	-127 to +127	–128
1000	512	8	-255 to +255	-256
1001	1024	9	-511 to +511	-512
1010	2048	10	-1023 to +1023	-1024
1011	4096	11	-2047 to +2047	-2048
1100	8192	12	-4095 to +4095	-4096
1101	16384	13	-8191 to +8191	-8192
1110	32768	14	-16383 to +16383	-16384
1111	65536	15	-32767 to +32767	-32768

Description

Table 15.2PWM Control Cycle

Rits 11 to 8

Notes: 1. When PWMSEL = 0, if the comparison (internal STC - internal PCR) result exceeds the acceptable comparison result range, the UNZF bit is set to 1.

 If the PWM control variable is -(2ⁿ), it is treated as an invalid PWM control variable (ILGL = 1) and the UNZF bit is set to 1. The PWM control variable is selected by the PWMSEL bit.



15.3.9 STIFPWM Control Register (STPWMCR)

STPWMCR is a 32-bit register that specifies the generation of write pulses of the internal PCR and STC registers. STPWMCR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	STCXP	0	R/W	Setting this bit to 1 causes the STC value to be transferred to STSTC0R and STSTC1R.
				This bit is automatically cleared to 0.
7	PWMBRS	0	R/W	Setting this bit to 1 causes the internal PWM register value to be transferred to STPWM (PWMB).
				This bit is automatically cleared to 0.
6	PWMBWP	0	R/W	Setting this bit to 1 causes the STPWM (PWMB) value to be reflected in PWM.
				PWM control is immediately performed with the value that is set in PWM. Loading with this bit can preferentially be performed independently of the PWMSEL and PWMUEN settings, except when the PWM control variable is an invalid value as described in the UNZF bit field of STSTR. If this bit is set to 1 together with the PWMWP bit, PWMBWP takes precedence.
				This bit is automatically cleared to 0.
5	PWMRS	0	R/W	Setting this bit to 1 causes the difference (internal STC - internal PCR) result to be transferred to STPWM (PWM).
				The difference result is masked by the PWMCYC bits (validity comparison bits) of STPWMMR as shown in figure 15.9.
				This bit is automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
4	PWMWP	0	R/W	Setting this bit to 1 causes the selector 2 output to be reflected in PWM.
				Loading with this bit can be performed preferentially without depending on the PWMSEL and PWMUEN settings, except when the PWM control variable is an invalid value as described in the UNZF bit field of STSTR. If this bit is set to 1 together with the PWMWP bit, PWMBWP takes precedence.
				This bit is automatically cleared to 0.
3	STCRS	0	R/W	Setting this bit to 1 causes the STC value to be transferred to STSTC0R and STSTC1R.
				This bit is automatically cleared to 0.
2	STCWP	0	R/W	Setting this bit to 1 causes the STSTC0R and STSTC1R values to be transferred to STC.
				If the transfer conflicts with the data write after PCR is received, the transfer using the write pulse of this register takes precedence.
				This bit is automatically cleared to 0.
1	PCRRS	0	R/W	Setting this bit to 1 causes the PCR value to be transferred to STPCR0R and STPCR1R.
				This bit is automatically cleared to 0.
0	PCRWP	0	R/W	Setting this bit to 1 causes the STPCR0R and STPCR1R values to be transferred to PCR.
				If the transfer conflicts with the data write after PCR is received, the transfer using the write pulse of this register takes precedence.
				This bit is automatically cleared to 0.



15.3.10 STIFPWM Register (STPWMR)

STPWMR is a 32-bit register that directly sets PWM control variable. STPWMR is initialized to H'00000000 by a power-on reset.

	Dit Manua	Initial	D 44/	Description
BIT	Bit Name	value	R/W	Description
31 to 16	PWMB15 to PWMB0	All 0	R/W	These bits set a PWM control value equivalent to the comparison (internal STC - internal PCR) result.
				To reflect the PWMB value in the PWMOUT output pin as a PWM control variable, set the PWMBWP bit in STPWMCR to 1. Set a PWMB value of two's complement (bit n = sign bit) out of the acceptable comparison bit count n specified by the PWMCYC bits. The acceptable setting range is $-(2^n - 1)$ to $+(2^n - 1)$ where n = acceptable comparison bit count specified by the PWMCYC bits. Do not set the value $-(2^n)$. If $-(2^n)$ is set and is attempted to reflect in the PWM control by setting PWMBWP to 1, it is treated as an invalid PWM control variable setting and the UNZF bit is set to 1. The setting is not reflected in the PWM control output. Note that reflection in the PWM control output is not performed until PWMB is set to a value other than $-(2^n)$.
15 to 0	PWM15 to PWM0	All 0	R/W	These bits set a PWM control value equivalent to the comparison (internal STC - internal PCR) result.
				To reflect the PWM value in the PWMOUT output pin as a PWM control variable, set the PWMWP bit in STPWMCR to 1 with PWMSEL = 1. Set a PWM value of two's complement (bit n = sign bit) out of the acceptable comparison bit count n specified by the PWMCYC bits. The acceptable setting range is $-(2^n - 1)$ to $+(2^n - 1)$ where n = acceptable comparison bit count specified by the PWMCYC bits. Set a value so that the selector 2 output is not the value $-(2^n)$. When the selector 2 output is $-(2^n)$ and the PWM value is reflected in the PWM control by setting PWMWP to 1, the PWM value is treated as an invalid PWM control variable setting and the UNZF bit is set to 1, The setting is not reflected in the PWM control output.

15.3.11 STIFPCR0, STIFPCR01 Registers (STPCR0R, STPCR1R)

STPCR0R and STPCR1R are 32-bit registers that interface with the internal PCR register. STPCR0R and STPCR1R are initialized to H'00000000 by a power-on reset. These registers compose a 42-bit register including PCR base (33 bits) and PCR extension (9 bits). The PCR base and PCR extension are stored in PCRB32 to PCRB0 and PCRX8 to PCRX0 respectively. Reading or writing this 42-bit register does not cause the read/write result to be reflected directly in clock recovery.

STPCR0R

Bit	Bit Name	Initial Value	R/W	Description
31 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9 to 0	PCRB32 to PCRB23	All 0	R/W	PCR Base

STPCR1R

Bit	Bit Name	Initial Value	R/W	Description
31 to 9	PCRB22 to PCRB0	All 0	R/W	PCR Base
8 to 0	PCRX8 to PCRX0	All 0	R/W	PCR Extension

Note: If PCR_PID arrives during data read, the read value is overwritten and becomes undefined. Therefore, confirm that there is no PCR_PID during data read with the PCRF bit in STSTR. Specifically, set the PCRF bit to 0 and then start reading the receive data. Whenever PCRF is 1, take this procedure.



15.3.12 STIFSTC0, STIFSTC1 Registers (STSTC0R, STSTC1R)

STSTCOR and STSTC1R are 32-bit registers that interface with the internal STC register. STPCR0R and STPCR1R are initialized to H'00000000 by a power-on reset. These registers compose a 42-bit register including STC base (33 bits) and STC extension (9 bits). The PCR base and PCR extension are stored in STCB32 to STCB0 and STCX8 to STCX0 respectively. Reading or writing this 42-bit register does not cause the read/write result to be reflected directly in clock recovery.

STSTCOR

Bit	Bit Name	Initial Value	R/W	Description
31 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9 to 0	STCB32 to STCB23	All 0	R/W	STC Base

• STSTC1R

Bit	Bit Name	Initial Value	R/W	Description
31 to 9	STCB22 to STCB0	All 0	R/W	STC Base
8 to 0	STCX8 to STCX0	All 0	R/W	STC Extension

Note: If PCR_PID arrives during data read, the read value is overwritten and becomes undefined. Therefore, confirm that there is no PCR_PID during data read with the PCRF bit in STSTR. Specifically, set the PCRF bit to 0 and then start reading the receive data. Whenever PCRF is 1, take this procedure.



15.3.13 STIF Lock Control Register (STLKCR)

STLKCR is a 32-bit register to control PLL frequency lock. STLKCR is initialized to H'00000000 by a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31 to 26	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
25	LKWP	0	R/W	Setting this bit to 1 causes the LKCNT value to be reflected in the internal LKCNT.
				If this operation conflicts with the count up or clear operation of the internal LKCNT, writing by LKWP takes precedence.
				This bit is automatically cleared to 0.
24	ULWP	0	R/W	Setting this bit to 1 causes the ULCNT value to be reflected in the internal ULCNT.
				If this operation conflicts with the count up or clear operation of the internal ULCNT, writing by ULWP takes precedence.
				This bit is automatically cleared to 0.
23	ULCNT3	0	R/W	Setting ULWP to 1 causes the ULCNT value to be written
22	ULCNT2	0	R/W	to the internal ULCNI. When read, these bits indicate the state below
21	ULCNT1	0	R/W	- The count of continuous LKZE = 1 states (outside the
20	ULCNT0	0	R/W	threshold value range) in the PLL lock state ($LKF = 1$)
				These bits are cleared to 0 when (1) ULCNT >= ULREF (when LKF = 1, it is cleared to 0), (2) the ULCNT value falls within the threshold value range (LKZF = 0), or (3) "discont" occurs.
19	LKCNT3	0	R/W	Setting LKLP to 1 causes the LKCNT value to be written
18	LKCNT2	0	R/W	to the internal LKCN1. When read, these bits indicate the state below
17	LKCNT1	0	R/W	- The count of continuous $I KZE = 0$ states (within the
16	LKCNT0	0	R/W	threshold value range) in the PLL unlock state ($LKF = 0$)
				These bits are cleared to 0 when (1) LKCNT \geq LKREF (when LKF = 0, it is set to 1), (2) the LKCNT value exceeds the threshold value range (LKZF = 1), or (3) "discont" occurs.

		Initial			
Bit	Bit Name	Value	R/W	Description	
15	GAIN3	0	R/W	These bits are used to cor	trol the right-shift amount that
14	GAIN2	0	R/W	gains the error amount to	be input to the adder from
13	GAIN1	0	R/W	complement, an arithmetic shift is used for right shift	shift is used for right shift. That
12	GAIN0	0	R/W	is, the most significant sign become short by the right between 0 and 10 for the n amount. If a value outside invalid and the operation is	n bit is copied to the bits that shift for refill. Select a value right-shift amount of error the range is set, the setting is s not guaranteed.
				Right-shift amount	Right-shift amount
				0000: 0	1000: 8
				0001: 1	1001: 9
				0010: 2	1010: 10
				0011: 3	1011: 11 (invalid)
				0100: 4	1100: 12 (invalid)
				0101: 5	1101: 13 (invalid)
				0110: 6	1110: 14 (invalid)
				0111: 7	1111: 15 (invalid)
11	LKCYC3	0	R/W	These bits set a PLL lock threshold value. For PLL loc threshold values, see table 15.3.13. Set an LKCYC va	
10	LKCYC2	0	R/W		
9	LKCYC1	0	R/W	a value larger than PWMC	CYC is set, the operation is not
8	LKCYC0	0	R/W	guaranteed.	
7	ULREF3	0	R/W	These bits specify a refere	ence value for the number of
6	ULREF2	0	R/W	continuous LKZF = 1 state	es (outside the threshold value
5	ULREF1	0	R/W	compared with the ULCN	value. When ULCNT >=
4	ULREF0	0	R/W	ULREF, the LKF bit in ST	STR is set to 0.
3	LKREF3	0	R/W	These bits specify a refere	ence value for the number of
2	LKREF2	0	R/W	continuous LKZF = 0 state	es (within the threshold value $(I K E = 0)$. This value is
1	LKREF1	0	R/W	compared with the LKCNT	value. When LKCNT >=
0	LKREF0	0	R/W	LKREF, the LKF bit in STSTR is set to 1.	

Bits 11 to 8		De	escription	
LKCYC3 to LKCYC0	PLL Lock Threshold Value (× PWM Reference Clock)	Acceptable Comparison Bit Count n	Acceptable Comparison (Internal STC - Internal PCR) Result Range * ¹	PWM Control Variable* ² (ILGL = 1)
0000	2	0	—	—
0001	4	1	–1 to +1	-2
0010	8	2	–3 to +3	-4
0011	16	3	-7 to +7	-8
0100	32	4	-15 to +15	–16
0101	64	5	–31 to +31	-32
0110	128	6	-63 to +63	-64
0111	256	7	-127 to +127	-128
1000	512	8	-255 to +255	-256
1001	1024	9	–511 to +511	-512
1010	2048	10	-1023 to +1023	-1024
1011	4096	11	-2047 to +2047	-2048
1100	8192	12	-4095 to +4095	-4096
1101	16384	13	-8191 to +8191	-8192
1110	32768	14	-16383 to +16383	-16384
1111	65536	15	-32767 to +32767	-32768

Table 15.3 PLL Lock Threshold Value

Notes: 1. When the comparison (internal STC - internal PCR) result falls within the acceptable comparison result range, the LKZF bit is set to 0.

 If the PWM control variable is -(2ⁿ), it is treated as an invalid PWM control variable (ILGL = 1) and the LKZF bit is set to 1. The PWM control variable is selected by the PWMSEL and PWMSEL2 bits.

15.3.14 STIF Debugging Status Register (STDBGR)

STDBGR is a 32-bit register that indicates the first four bytes of an input or output packet. STDBGR is provided for debugging. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	STMON31 to STMON0	All 0	R	The 4-byte timestamp of a packet that is input or output in TS mode is stored.

15.4 Examples of Clock Connection to Another Device

Examples of clock connection to another device are illustrated below.

15.4.1 A Basic Example



- When this LSI receives a stream, it is received in synchronization with STn_CLKIN.
- When this LSI sends a stream, it is sent in synchronization with ST_CLKOUT.

15.4.2 An Example of Clock Connection When Another Device Has No Clock Input



RENESAS

(n = 0, 1)

- When this LSI receives a stream, it is received in synchronization with STn_CLKIN.
- When this LSI sends a stream, it is sent in synchronization with STn_CLKIN.

15.4.3 An Example of Clock Connection When Another Device Has No Clock Output



- When this LSI receives a stream, it is received in synchronization with STn_CLKIN.
- When this LSI sends a stream, it is sent in synchronization with ST_CLKOUT.

15.5 Input/Output Timing

Figures 15.2 to 15.7 show the operation overview and input/output timing of each mode.







Figure 15.2 Operation Overview



Figure 15.3 TS Mode 1

|--|

Figure 15.4 TS Mode 2





Figure 15.5 TS Mode 3

Rev. 1.00 Nov. 14, 2007 Page 575 of 1262 REJ09B0437-0100

REQ (output)
VLD (input)
D[0] (input)
TTS serial mode (output)
REQ (input)
VLD (output)
TTS parallel mode (input)
REQ (output)
VLD (input)
D[7:0] (input)
TTS parallel mode (output)
REQ (input)
VLD (output)
D[7:0] (output)
Note: Valid data
Invalid data

Figure 15.6 TTS Mode

PS serial mode (input) CLK (input) REQ (output) VLD (input) D[0] (input)
PS serial mode (output) CLK (output) REQ (input) VLD (output) D[0] (output) D[0] (output) CLK (output) CLK (output)
PS parallel mode (input) CLK (input) REQ (output) VLD (input) D[7:0] (input)
PS parallel mode (output) CLK (output) REQ (input) VLD (output) D[7:0] (output)
Note: Valid data

Figure 15.7 PS Mode



REJ09B0437-0100

15.6 PCR Clock Recovery Module (PCRRCV)

The PCR clock recovery module (PCRRCV) is a circuit to provide a PWM (pulse wave modulation) output for controlling the external VCXO circuit according to the difference between 42-bit program_clock_reference (PCR) and system reference clock (STC). The PCR consists of program_colck_reference_base (PCR base) and program_clock_reference_extension (PCR extension) of adaptation_field in an input transport (TS) packet.

The PCRRCV has the following features.

- A 42-bit internal STC counter triggered by the clock input from the external VCXO circuit
- PWM output for controlling the external VCXO circuit can be output on the STn_PWMOUT pin.
- VCXO control is selectable from PWM control mode according to the difference between PCR and STC in a TS packet or PWM control mode by directly setting STPWMR.
- PWM control accuracy and PWM cycle can be set in STPWMMR.



Figure 15.8 STn_VCO_CLKIN and STn_PWMOUT Connections



15.6.1 Operation of PCR Clock Recovery

Figure 15.9 Illustration of Register Settings

- Register Settings
 - A. Specify the acceptable comparison bit count n of the PWM control variable using the PWMCYC3 to PWMCYC0 bits in STPWMMR.
 - B. Set a PLL lock threshold value using the LKCYC3 to LKCYC0 bits in STLKCR.
 - C. Specify the shift amount of the PWM control variable reference bit (LSB of PWM control variable) using the PWMSFT3 to PWMSFT0 bits in STPWMMR. The shifted bits (PWMSFT width bits in figure 15.9) do not fall within the PWM control variable comparison range.
 - D. In the PWM control variable calculation, the PCR base and PCR extension of the internal STC and PCR registers are converted to binary values, and the converted values are masked with the PWMSFT width bits, and then the difference between the values is calculated. The binary conversion is performed using the following expression (1). Internal STC/PCR binary conversion: (PCR_base × 300 + PCR_ext) & (PWMSFT width mask) ...(1)

The upper comparison result except (PWMCYC + 1) of the difference result is reflected in the UNZF bit in STSTR.

The upper comparison result except (LKCYC + 1) of the difference result is reflected in the LKZF bit in STSTR.

- E. Specify the right-shift amount of selector 1 output using the GAIN3 to GAIN0 bits in STLKCR. Since an arithmetic shift is used for the right shift, the overflowing bits are discarded on the lower side and the sign bit (bit n when the acceptable comparison bit count = n) is refilled on the upper side.
- F. Switch selector 1 and selector 2 using the PWMSEL and PWMSEL2 bits in STPWMMR to select the path to the internal PWM register.
- G. Specify the PWM reference clock of the PWMOUT pin using the PWMDIV3 to PWMDIV0 bits in STPWMMR. The PWM reference clock has a cycle of system clock × PWMDIV. The PWM cycle of the PWMOUT pin has a clock cycle of PWMCYC × PWMDIV.
- H. The PWMOUT output waveform that depends on the PWM control variable is as follows: PWMOUT high =

(iInverse value of PWM control variable (except MSB) + 1) × PWMDIV ...(2a) PWMOUT low = (PWMCYC - PWMOUT low) × PWMDIV ...(2b)

When the acceptable comparison bit count is n, the MSB becomes bit n of the PWM control variable.

The PWM control variable is expressed as a two's complement. Whether to include the upper comparison target in the PWM control range is specified by the PWMUEN bit in STPWMMR.

I. The PWM control variable can directly be set by STPWMR when the PWMSEL bit in STPWMMR is set to 1. In this case, PWMCYC acts as a number of acceptable comparison bits as in the case of internal STC value - PCR value (figure 15.9).

15.6.2 PCR Clock Recovery Operation



Figure 15.10 Overview of TS Packet

- Example 1: Clock recovery using the PCRRCV hardware
 - A. Set PWMSEL to 0 to enable the clock recovery using the PCRRCV hardware.
 - B. Set the PWMCYC, PWMSFT, PWMDIV, and PWMUEN bits in STPWMMR for the PWM control output.
 - C. Set the PID bits in STPWMMR to PCR_PID of a packet including PCR for recovering clock to the PCRRCV. The clock recovery starts upon the PID setting. For this reason, if the PCR continuity is impaired by a reset or channel change, set PIDEN to 0 and then set a PID.
 - D. When a packet including PCR_PID arrives, the PCRRCV extracts the 42-bit program_clock_reference (PCR) from the adaptation_field of the packet. For packet conditions for extracting PCR, see table 15.4. When a TS packet that satisfies the conditions in table 15.4 arrives, a PCR arrival pulse is generated in the PCRRCV.
 - E. When a PCR arrival pulse is generated, the PCR extracted from the packet is transferred to the internal PCR register and STC counter. The STC counter (STC) value is also transferred to the internal STC register at the same time. After that, the STC counter starts counting by the VCXO clock input. The STC counter value incremented from the previous PCR until the present time by the VCXO clock is set in the internal STC register, and the currently arrived PCR is set in the internal PCR register and STC counter.
 - F. The PWM control variable, which is the comparison result between the internal STC and PCR registers (STC value PCR value), is calculated by the PWMCYC, PWMSFT, and PWMDIV bits in STPWMMR. When the comparison result reflection conditions in table 15.5 are satisfied, the comparison result is reflected in the PWM output control. Setting

PWMUEN to 1 disables the PWM control variable outside the acceptable comparison result range specified by the PWMCYC bits to be reflected in the PWM control output. This function can prevent an abnormal PCR (caused by PCR error due to transmission error or protocol violation at the transmitter side) from being reflected in clock recovery. For measures against abnormal PCRs, see the procedure examples 1 and 2 described later.

- G. The PWMOUT waveform with a reflected PWM control variable is output from the PWMOUT pin as shown in figure 15.9.
- H. The internal STC and PCR register values are compared each time a PCR_PID packet arrives. By configuring a feedback circuit including an external low-pass filter (LPF) and an external VCXO, which makes the comparison (STC value PCR value) result to be 0, the VCXO clock frequency is adjusted.
- Example 2: Clock recovery using the PCRRCV and software
 - A. Set PWMSEL to 1 to disable the clock recovery using the PCRRCV hardware. Also set PCRE to 1 to enable interrupt requests made by each PCR arrival pulse.
 - B. The PCRRCV settings and transfers of the PCRRCV internal registers are the same as those described in steps 2 to 5of Example 1. Notes 1 to 4 for table 15.5 apply to the case of the first arrival of PCR after the PCR continuity is lost. Since the STC counter that has no continuity with the arrived internal PCR register is transferred to the internal STC register, it is not appropriate to calculate the difference (STC value PCR value) by the CPU.
 - C. Confirm that transfer between the PCRRCV internal registers has been completed (PCRF = 1), and then set PCRF to 0. After that, set the STCRS and PCRRS bits to 1 to enable transfer from the STC register to STSTCOR and STSTC1R, as well as transfer from the PCR register to STSTC0R and STSTC1R. Then read STSTC0R/STSTC1R and STPCR0R/STPCR1R. Furthermore, to obtain the STC counter value for setting to the MPEG2 decoder, set the STCXP bit to 1 to enable transfer from the STC counter to STSTC0R and STSTC1R. Then read STSTC0R and STSTC1R.
 - D. A PCRF read value of 0 means that no PCR_PID packet arrived during the register read stage in step 3. This shows that the reading of STSTC0R/STSTC1R and STPCR0R/STPCR1R in step 3 was successful. On the other hand, a PCRF read value of 1 shows an arrival of PCR_PID packet during the register read stage in step 3. It is not certain that the read STSTC0R/STSTC1R and STPCR0R/STPCR1R are the values of the internal STC and PCR registers that arrived previously or those that arrived during the register read stage. Therefore, go back to step 3 and repeat the procedure.

PCR Extraction*

- E. The CPU converts the read STSTCOR/STSTC1R and STPCR0R/STPCR1R values to binary ones with STCbin and PCRbin respectively using the expression (1) in section 15.6.1, Operation of PCR Clock Recovery, step 4, and then calculates the difference (STCbin PCRbin). To be set in STPWMR as a PWM control variable, specify the difference (STCbin PCRbin) as a two's complement of the acceptable comparison bit count n (n: sign bit) specified by the PWMCYC bits. Set a value within the range of -(2ⁿ 1) to +(2ⁿ 1) for the difference. Do not set the value -2ⁿ. The CPU also determines the handling of PCR data errors shown in step 6of Example 1.
- F. The PWM control variable that is set in STPWMR can be reflected in the PWM control output by writing 1 to PWMWP.
- G. For the principle of VCXO clock frequency adjustment using the PWM control output, the descriptions in steps 7 and 8 of Example 1 apply.

indicator	control		0 - 0		
0	00	don't care	don't care	Impossible	
	01	don't care	don't care	Impossible	
	10	0 ≤ len < 7	don't care	Impossible	
		$7 \le \text{len} < \text{H'FF}$	0	Impossible	
			1	Possible	
	11	$0 \le \text{len} < 7$	don't care	Impossible	
		$7 \leq len < H'FF$	0	Impossible	
			1	Possible	
1	don't care	don't care	don't care	Impossible	
Note: * V	Vhen PCB extraction	is possible PCR is extrac	ted and a PCR arr	ival nulse is	

Table 15.4 PCR Extraction Conditions

Note: * When PCR extraction is possible, PCR is extracted and a PCR arrival pulse is generated.

transport error adaptation field adaptation field length PCR flag





Reflection	n	Comparison Result Reflection Conditions			
Not reflected*2		Arrival of PCR_PID after "discont" *3			
		Arrival of PCR_PID whose upper comparison result does not match when $PWMUEN = 1$			
Reflected		Arrival of PCR_PID in other cases			
Notes: 1.	When PW = 1, the P\ the PWMV	MSEL = 0, the reflection conditions in this table are effective. When PWMSEL NM control variable can be reflected in the PWM control output by writing 1 to VP bit.			
2.	Since the	PWM control variable is not reflected, the PWMOUT waveform is maintained.			
3.	There are (1) The firs (2) The firs (3) When o (4) Arrival	 There are four patterns of PCR_PID arrival after "discont." (1) The first PCR_PID arrival after reset cancellation (2) The first PCR_PID arrival after PCR flush cancellation (3) When discontinuity_indicator of the arrived PCR_PID packet = 1 (4) Arrival of PCR_PID after the PID bits in STPWMMR was modified *⁴ 			
4.	Set PIDEN PCR_PID	I to 0 before modifying the PID bits in STPWMMR. With this setting, arrival of is treated as arrival after "discont."			
• Hardw	are measure	es against arrival of abnormal PCRs			

Table 15.5 Internal PCR and STC Registers Comparison Result Reflection Conditions *1

Initial setting (1) Set an LKCYC value not larger than the PWMCYC value. The LKCYC value must be larger than the steady-state deviation (error amount) of the PLL that is configured with an external circuit. Determine the LKCYC value with a margin from the PLL's steady-state deviation. Otherwise, the operation of this LSI is not guaranteed.

Initial setting (2) Set an LKREF value until the LKF bit is set to 1 when the PLL error amount falls within the threshold value range. The LKREF bits, which are usually set to 1, are provided for setting to enhance the stability against arrival of abnormal PCRs in the PLL pull-in state. Note that the larger the LKREF value becomes, the higher stability is obtained, but the PLL pull-in time becomes longer.

Initial setting (3) Set a ULREF value until the LKF bit is set to 0 when the PLL error amount exceeds the threshold value limit. The ULREF bits, which are usually set to 1, are provided for setting to enhance the stability against arrival of abnormal PCRs in the PLL lock state. It is recommended that the LKREF value be larger than the maximum of the number of continuous arrivals of system-dependent abnormal PCRs.

Section 16 Serial Sound Interface (SSI)

The serial sound interface (SSI) is a module designed to send or receive audio data interface with various devices offering Philips format compatibility. It also provides additional modes for other common formats, as well as support for multi-channel mode.

16.1 Features

- Number of channels: Two channels
- Operating mode: Non-compressed mode The non-compressed mode supports serial audio streams divided by channels.
- Serves as both a transmitter and a receiver
- Capable of using serial bus format
- Asynchronous transfer takes place between the data buffer and the shift register.
- It is possible to select a value as the dividing ratio for the clock used by the serial bus interface.
- It is possible to control data transmission or reception with DMAC and interrupt requests.
- Selects the oversampling clock input from among the following pins: EXTAL, XTAL (Clock operation mode 0) CKIO (Clock operation modes 1 and 2) AUDIO_CLK

Figure 16.1 shows a schematic diagram of the four channels in the SSI module.



Figure 16.1 Schematic Diagram of SSI Module



Figure 16.2 shows a block diagram of the SSI module.

Figure 16.2 Block Diagram of SSI
16.2 Input/Output Pins

Table 16.1 shows the pin assignments relating to the SSI module.

Table 16.1 Pin Assignments

Pin Name	Number of Pins	I/O	Description
SSISCK0	1	I/O	Serial bit clock
SSIWS0	1	I/O	Word selection
SSIDATA0	1	I/O	Serial data input/output
SSISCK1	1	I/O	Serial bit clock
SSIWS1	1	I/O	Word selection
SSIDATA1	1	I/O	Serial data input/output
AUDIO_CLK	1	Input	External clock for audio (entering oversampling clock 256/384/512fs)



16.3 Register Description

The SSI has the following registers. Note that explanation in the text does not refer to the channels.

Table 16.2 Register Description

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Control register 0	SSICR_0	R/W	H'00000000	H'FFFEC000	32
	Status register 0	SSISR_0	R/W*	H'02000003	H'FFFEC004	32
	Transmit data register 0	SSITDR_0	R/W	H'00000000	H'FFFEC008	32
	Receive data register 0	SSIRDR_0	R	H'00000000	H'FFFEC00C	32
1	Control register 1	SSICR_1	R/W	H'00000000	H'FFFEC800	32
	Status register 1	SSISR_1	R/W*	H'0200003	H'FFFEC804	32
	Transmit data register 1	SSITDR_1	R/W	H'00000000	H'FFFEC808	32
	Receive data register 1	SSIRDR_1	R	H'00000000	H'FFFEC80C	32
0	SSI clock selection register 0	SCSR_0	R/W	H'0000	H'FFFF0000	16
1	SSI clock selection register 1	SCSR_1	R/W	H'0000	H'FFFF0800	16

Note: * Although bits 26 and 27 in this register can be read from or written to, bits other than these are read-only. For details, refer to section 16.3.2, Status Register (SSISR).

16.3.1 Control Register (SSICR)

SSICR is a readable/writable 32-bit register that controls the IRQ, selects the polarity status, and sets operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	DMEM	UIEN	OIEN	IIEN	DIEN	CHN	L[1:0]	I	DWL[2:0]		SWL[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL	-	0	CKDV[2:0]	MUEN	-	TRMD	EN
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R/W	R/W	R/W	R/W	R	R/W	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				The read value is not guaranteed. The write value should always be 0.
28	DMEN	0	R/W	DMA Enable
				Enables/disables the DMA request.
				0: DMA request is disabled.
				1: DMA request is enabled.
27	UIEN	0	R/W	Underflow Interrupt Enable
				0: Underflow interrupt is disabled.
				1: Underflow Interrupt is enabled.
26	OIEN	0	R/W	Overflow Interrupt Enable
				0: Overflow interrupt is disabled.
				1: Overflow interrupt is enabled.
25	IIEN	0	R/W	Idle Mode Interrupt Enable
				0: Idle mode interrupt is disabled.
				1: Idle mode interrupt is enabled.



Section 16	Serial	Sound	Interface	(SSI)
------------	--------	-------	-----------	-------

Bit	Bit Name	Initial Value	R/W	Description
24	DIEN	0	R/W	Data Interrupt Enable
				0: Data interrupt is disabled.
				1: Data interrupt is enabled.
23, 22	CHNL[1:0]	00	R/W	Channels
				These bits show the number of channels in each system word.
				00: Having one channel per system word
				01: Having two channels per system word
				10 Having three channels per system word
				11: Having four channels per system word
21 to 19	DWL[2:0]	000	R/W	Data Word Length
				Indicates the number of bits in a data word.
				000: 8 bits
				001: 16 bits
				010: 18 bits
				011: 20 bits
				100: 22 bits
				101: 24 bits
				110: 32 bits
				111: Reserved
18 to 16	SWL[2:0]	000	R/W	System Word Length
				Indicates the number of bits in a system word.
				000: 8 bits
				001: 16 bits
				010: 24 bits
				011: 32 bits
				100: 48 bits
				101: 64 bits
				110: 128 bits
				111: 256 bits

Bit	Bit Name	Initial Value	R/W	Description		
15	SCKD	0	R/W	Serial Bit Clock Directi	ion	
				0: Serial bit clock is inp	put, slave mode).
				1: Serial bit clock is ou	itput, master mo	ode.
				Note: Non-compressio the following set (1,1). Other setti	on mode (CPEN ttings: (SCKD, S ings are prohibi	= 0) permits only SWSD) = (0,0) and ted.
14	SWSD	0	R/W	Serial WS Direction		
				0: Serial word select is	s input, slave m	ode.
				1: Serial word select is	s output, master	mode.
				Note: Non-compression the following set (1,1). Other setti	on mode (CPEN tings: (SCKD, S ings are prohibit	= 0) permits only SWSD) = (0,0) and ted.
13	SCKP	0	R/W	Serial Bit Clock Polarit	ty	
				0: SSIWS and SSIDAT edge (sampled at th	TA change at th e SCK rising ec	e SSISCK falling lge).
				1: SSIWS and SSIDAT edge (sampled at th	TA change at th ne SCK falling e	e SSISCK rising dge).
					SCKP = 0	SCKP = 1
				SSIDATA input sampling timing at the time of reception (TRMD = 0)	SSISCK rising edge	SSISCK falling edge
				SSIDATA output change timing at the time of transmission (TRMD = 1)	SSISCK falling edge	SSISCK rising edge
				SSIWS input sampling timing at the time of slave mode (SWSD = 0)	SSISCK rising edge	SSISCK falling edge
				SSIWS output change timing at the time of master mode (SWSD = 1)	SSISCK falling edge	SSISCK rising edge
12	SWSP	0	R/W	Serial WS Polarity		
				0: SSIWS is low for 1s	t channel, high	for 2nd channel.
				1: SSIWS is high for 1	st channel, low	for 2nd channel.



Bit	Bit Name	Initial Value	R/W	Description
11	SPDP	0	R/W	Serial Padding Polarity
				0: Padding bits are low.
				1: Padding bits are high.
				Note: When MUEN = 1, the padding bit becomes low (the MUTE function takes precedence).
10	SDTA	0	R/W	Serial Data Alignment
				0: Transmitting and receiving in the order of serial data and padding bits
				 Transmitting and receiving in the order of padding bits and serial data
9	PDTA	0	R/W	Parallel Data Alignment
				This bit is ignored if CPEN = 1. When the data word length is 32, 16 or 8 bit, this configuration field has no meaning.
				This bit applies to SSIRDR in receive mode and SSITDR in transmit mode.
				0: Parallel data (SSITDR, SSIRDR) is left-aligned
				1: Parallel data (SSITDR, SSIRDR) is right-aligned.
				• DWL = 000 (with a data word length of 8 bits), the
				PDTA setting is ignored.
				All data bits in SSIRDR or SSITDR are used on the audio serial bus. Four data words are transmitted or received at each 32-bit access. The first data word is derived from bits 7 to 0, the second from bits 15 to 8, the third from bits 23 to 16 and the last data word is derived from bits 31 to 24.
				• DWL = 001 (with a data word length of 16 bits), the
				PDTA setting is ignored.
				All data bits in SSIRDR or SSITDR are used on the audio serial bus. Two data words are transmitted or received at each 32-bit access. The first data word is derived from bits 15 to 0 and the second data word is derived from bits 31 to 16.

Bit	Bit Name	Initial Value	R/W	Des	scription
9	PDTA	0	R/W	•	DWL = 010, 011, 100, 101 (with a data word length
					of 18, 20, 22 or 24 bits), PDTA = 0 (left-aligned)
					The data bits used in SSIRDR or SSITDR are the following:
					Bits 31 down to (32 minus the number of bits in the data word length specified by DWL).
					That is, If DWL = 011, the data word length is 20 bits; therefore, bits 31 to 12 in either SSIRDR or SSITDR are used. All other bits are ignored or reserved.
				•	DWL = 010, 011, 100, 101 (with a data word length of 18, 20, 22 or 24 bits), PDTA = 1 (right-aligned)
					The data bits used in SSIRDR or SSITDR are the following:
					Bits (the number of bits in the data word length specified by DWL minus 1) to 0
					i.e. if DWL = 011, then DWL = 20 and bits 19 to 0 are used in either SSIRDR or SSITDR. All other bits are ignored or reserved.
				•	DWL = 110 (with a data word length of 32 bits), the PDTA setting is ignored.
					All data bits in SSIRDR or SSITDR are used on the audio serial bus.
8	DEL	0	R/W	Ser	rial Data Delay
				0: 1	clock cycle delay between SSIWS and SSIDATA
				1: N	No delay between SSIWS and SSIDATA
				Not	te: When CPEN = 1, this bit should be set to 1.
7		0	R	Res	served
				The alw	e read value is undefined. The write value should vays be 0.



Bit	Bit Name	Initial Value	R/W	Description
6 to 4	CKDV[2:0]	000	R/W	Serial Oversampling Clock Division Ratio
				Sets the ratio between oversampling clock* and the serial bit clock. When the SCKD bit is 0, the setting of these bits is ignored. The serial bit clock is used in the shift register and is supplied from the SSISCK pin.
				000: Serial bit clock frequency = Oversampling clock Frequency/1
				001: Serial bit clock frequency = Oversampling clock frequency/2
				010: Serial bit clock frequency = Oversampling clock frequency/4
				011: Serial bit clock frequency = Oversampling clock frequency/8
				100: Serial bit clock frequency = Oversampling clock frequency/16
				101: Serial bit clock frequency = Oversampling clock frequency/6
				110: Serial bit clock frequency = Oversampling clock frequency/12
				111: Setting prohibited
				Note: * An oversampling clock is selected by the SCSR_0/SCSR_1 setting.
3	MUEN	0	R/W	Mute Enable
				0: Module is not muted.
				1: Module is muted.
2		0	R	Reserved
				The read value is undefined. The write value should always be 0.
1	TRMD	0	R/W	Transmit/Receive Mode Select
				0: Module is in receive mode.
				1: Module is in transmit mode.
0	EN	0	R/W	SSI Module Enable
				0: Module is disabled.
				1: Module is enabled.

16.3.2 Status Register (SSISR)

SSISR consists of status flags indicating the operational status of the SSI module and bits indicating the current channel numbers and word numbers.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	DMRQ	UIRQ	OIRQ	IIRQ	DIRQ	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	1	0	Un- defined							
R/W:	R	R	R	R	R/W*	R/W*	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	CHN	D[1:0]	SWNO	IDST
Initial value:	Un- defined	0	0	1	1											
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * Can be read from or written to. Writing 0 initializes the bit, but writing 1 is ignored.

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	_	All 0	R	Reserved
				The read value is not guaranteed. The write value should always be 0.
28	DMRQ	0	R	DMA Request Status Flag
				This status flag allows the CPU to recognize the value of the DMA request pin on the SSI module.
				• TRMD = 0 (Receive mode)
				If DMRQ = 1, the SSIRDR has unread data.
				If SSIRDR is read, DMRQ = 0 until there is new unread data.
				• TRMD = 1 (Transmit mode)
				If DMRQ = 1, SSITDR requires data to be written to continue the transmission to the audio serial bus.
				Once data is written to SSITDR, DMRQ = 0 until it requires further transmit data.



		Initial						
Bit	Bit Name	Value	R/W	Description				
27	UIRQ	0	R/W*	Underflow Error Interrupt Status Flag				
				This status flag indicates that data was supplied at a lower rate than was required.				
				In either case, this bit is set to 1 regardless of the value of the UIEN bit and can be cleared by writing 0 to this bit.				
				If UIRQ = 1 and UIEN = 1, an interrupt occurs.				
				• TRMD = 0 (Receive mode)				
				If UIRQ = 1, SSIRDR was read before there was new unread data indicated by the DMRQ or DIRQ bit. This can lead to the same received sample being stored twice by the host leading to potential corruption of multi-channel data.				
				• TRMD = 1 (Transmit mode)				
				If UIRQ = 1, SSITDR did not have data written to it before it was required for transmission. This will lead to the same sample being transmitted once more and a potential corruption of multi-channel data. This is more serious error than a receive mode underflow as the output SSI data results in error.				
				Note: When underflow error occurs, the current data in the data buffer of this module is transmitted until the next data is filled.				

Bit	Bit Name	Initial Value	R/W	Description
26	OIRQ	0	R/W*	Overflow Error Interrupt Status Flag
				This status flag indicates that data was supplied at a higher rate than was required.
				In either case this bit is set to 1 regardless of the value of the OIEN bit and can be cleared by writing 0 to this bit.
				If OIRQ = 1 and OIEN = 1, an interrupt occurs.
				• TRMD = 0 (Receive mode)
				If OIRQ = 1, SSIRDR was not read before there was new unread data written to it. This will lead to the loss of a sample and a potential corruption of multi-channel data.
				Note: When overflow error occurs, the current data in the data buffer of this module is overwritten by the next incoming data from the SSI interface.
				• TRMD = 1 (Transmit mode)
				If OIRQ = 1, SSITDR had data written to it before it was transferred to the shift register. This will lead to the loss of a sample and a potential corruption of multi-channel data.
25	IIRQ	1	R	Idle Mode Interrupt Status Flag
				This interrupt status flag indicates whether the SSI module is in idle state.
				This bit is set regardless of the value of the IIEN bit to allow polling.
				The interrupt can be masked by clearing IIEN, but cannot be cleared by writing to this bit.
				If IIRQ = 1 and IIEN = 1, an interrupt occurs.
				0: The SSI module is not in idle state.
				1: The SSI module is in idle state.



		Initial							
Bit	Bit Name	Value	R/W	Description					
24	DIRQ	0	R	Data Interrupt Status Flag					
				This status flag indicates that the module has data to be read or requires data to be written.					
				In either case this bit is set to 1 regardless of the value of the DIEN bit to allow polling.					
				The interrupt can be masked by clearing DIEN, but cannot be cleared by writing to this bit.					
				If DIRQ= 1 and DIEN = 1, an interrupt occurs.					
				• TRMD = 0 (Receive mode)					
				0: No unread data in SSIRDR					
				1: Unread data in SSIRDR					
				• TRMD = 1 (Transmit mode)					
				0: Transmit buffer is full.					
				 Transmit buffer is empty and requires data to be written to SSITDR. 					
23 to 4	_	Undefined	R	Reserved					
				The read value is undefined. The write value should always be 0.					
3, 2	CHNO	00	R	Channel Number					
	[1:0]			These bits show the current channel number.					
				• TRMD = 0 (Receive mode)					
				CHNO indicates which channel the data in SSIRDR currently represents. This value will change as the data in SSIRDR is updated from the shift register.					
				• TRMD = 1 (Transmit mode)					
				CHNO indicates which channel is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.					

Bit	Bit Name	Initial Value	R/W	Description
1	SWNO	1	R	System Word Number
				This status bit indicates the current word number.
				• TRMD = 0 (Receive mode)
				SWNO indicates which system word the data in SSIRDR currently represents. This value will change as the data in SSIRDR is updated from the shift register, regardless of whether SSIRDR has been read.
				• TRMD = 1 (Transmit mode)
				SWNO indicates which system word is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.
0	IDST	1	R	Idle Mode Status Flag
				This status flag indicates that the serial bus activity has stopped.
				This bit is cleared if EN = 1 and the serial bus are currently active.
				This bit is automatically set to 1 under the following conditions.
				 SSI = Master transmitter (SWSD = 1 and TRMD = 1)
				This bit is set to 1 if all the data in the system word to be transmitted has been written to SSITDR and if the EN bit is cleared to end the system word currently being output.
				• SSI = Master receiver (SWSD = 1 and TRMD = 0)
				This bit is set to 1 if the EN bit is cleared and the current system word is completed.
				• SSI = Slave transmitter/receiver (SWSD = 0)
				This bit is set to 1 if the EN bit is cleared and the current system word is completed.
				Note: If the external master stops the serial bus clock before the current system word is completed, this bit is not set.

Note: * The bit can be read or written to. Writing 0 initializes the bit, but writing 1 is ignored.

16.3.3 Transmit Data Register (SSITDR)

SSITDR is a 32-bit register that stores data to be transmitted.

Data written to this register is transferred to the shift register upon transmission request. If the data word length is less than 32 bits, the alignment is determined by the setting of the PDTA control bit in SSICR. The data in the buffer can be accessed by reading this register.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

16.3.4 Receive Data Register (SSIRDR)

SSIRDR is a 32-bit register that stores receive messages.

Data in this register is transferred from the shift register each time data word is received. If the data word length is less than 32 bits, the alignment is determined by the setting of the PDTA control bit in SSICR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

16.3.5 SSI Clock Selection Register (SCSR)

SCSR is a 16-bit readable/writable register that selects the source of oversampling clocks used by the SSI, as well as division ratio.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_			—		—	—				—	_	—	SS	SInCKS[2	2:0]
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Note: n=0, 1

Bit	Bit Name	Initial Value	R/W	Description
15 to 3		All 0	R	Reserved
				The read value is undefined. The write value should always be 0.
2 to 0	SSInCKS[2:0]	000	R/W	SSIchn Clock Select
				Selects the source of the oversampling clock used by SSIchn. See table 16.3.

Note: n = 0, 1

Table 16.3	Selection	of the	Source	for	the	Oversampling	Clock	Used by	SSInCKS	5
-------------------	-----------	--------	--------	-----	-----	--------------	-------	---------	---------	---

SSInCKS[2:0] ^{*1}	Clock Operating Mode	e	
Setting	0 or 1	2	3
000	Reserved. This is giver appropriate value befor	n as an initial value and it s re SSI operation.	hould be changed to an
001	Reserved		
010	AUDIO_CLK input *2		
011	AUDIO_CLK input *2/4		
100	EXTAL input	CKIO input	Setting prohibited
101	EXTAL input /4	CKIO input /4	Setting prohibited
110	EXTAL input /2	CKIO input /2	Setting prohibited
111	EXTAL input /8	CKIO input /8	Setting prohibited
Note: *1. n = 0,	1		

*2. Using AUDIO_CLK requires the setting of the control register of the corresponding port.



16.4 Operation Description

16.4.1 Bus Format

The SSI module can operate as a transmitter or a receiver and can be configured into many serial bus formats in either mode.

The bus format can be selected from one of the eight major modes shown in table 18.3.

Table 16.4 Bus Format for SSI Module

	Non-Compressed Slave Receiver	Non-Compressed Slave Transmitter	Non-Compressed Master Receiver	Non-Compressed Master Transmitter
TRMD	0	1	0	1
CPEN	0	0	0	0
SCKD	0	0	1	1
SWSD	0	0	1	1
EN	Control Bits			
MUEN	-			
DIEN	-			
lien				
OIEN				
UIEN	-			
DEL	Configuration Bits			
PDTA				
SDTA	_			
SPDP	-			
SWSP	-			
SCKP	-			
SWL [2:0]	-			
DWL [2:0]	-			
CHNL [1:0]	-			

16.4.2 Non-Compressed Modes

The non-compressed modes support all serial audio streams split into channels. It supports Philips, Sony and Matsushita modes as well as many more variants on these modes.

(1) Slave Receiver

This mode allows the module to receive serial data from another device. The clock and word select signal used for the serial data stream is also supplied from an external device. If these signals do not conform to the format specified in the configuration fields of the SSI module, operation is not guaranteed.

(2) Slave Transmitter

This mode allows the module to transmit serial data to another device. The clock and word select signal used for the serial data stream is also supplied from an external device. If these signals do not conform to the format specified in the configuration fields of the SSI module, operation is not guaranteed.

(3) Master Receiver

This mode allows the module to receive serial data from another device. The clock and word select signals are internally derived from the AUDIO_CLK input clock. The format of these signals is defined in the configuration fields of the SSI module. If the incoming data does not follow the configured format, operation is not guaranteed.

(4) Master Transmitter

This mode allows the module to transmit serial data to another device. The clock and word select signals are internally derived from the AUDIO_CLK input clock. The format of these signals is defined in the configuration fields of the SSI module.

(5) Operating Setting Related to Word Length

All bits related to the SSICR's word length are valid in non-compressed modes. There are many configurations the SSI module supports, but some of the combinations are shown below for the popular formats by Philips, Sony, and Matsushita.



• Philips Format

Figures 16.3 and 16.4 demonstrate the supported Philips format both with and without padding. Padding occurs when the data word length is smaller than the system word length.



Figure 16.3 Philips Format (without Padding)



Figure 16.4 Philips Format (with Padding)

Figure 16.5 shows Sony format and figure 16.6 shows Matsushita format. Padding is assumed in both cases, but may not be present in a final implementation if the system word length equals the data word length.

Sony Format



Figure 16.5 Sony Format (Transmitted and received in the order of padding bits and serial data)

Matsushita Format



Figure 16.6 Matsushita Format (Transmitted and received in the order of serial data and padding bits)



(6) Multi-channel Formats

Some devices extend the definition of the specification by Philips and allow more than 2 channels to be transferred within two system words.

The SSI module supports the transfer of 4, 6 and 8 channels by using the CHNL, SWL and DWL bits only when the system word length (SWL) is greater than or equal to the data word length (DWL) multiplied by channels (CHNL).

Table 16.5 shows the number of padding bits for each of the valid setting. If setting is not valid, "—" is indicated instead of a number.

Padding	Bits									
Per Sys	tem Word		DWL[2:0]	000	001	010	011	100	101	110
CHNL [1:0]	Decoded Channels per System Word	SWL [2:0]	Decoded Word Length	8	16	18	20	22	24	32
00	1	000	8	0	_	_	_	_	_	_
		001	16	8	0					
		010	24	16	8	6	4	2	0	
		011	32	24	16	14	12	10	8	0
		100	48	40	32	30	28	26	24	16
		101	64	56	48	46	44	42	40	32
		110	128	120	112	110	108	106	104	96
		111	256	248	240	238	236	234	232	224
01	2	000	8							_
		001	16	0						
		010	24	8						_
		011	32	16	0					
		100	48	32	16	12	8	4	0	_
		101	64	48	32	28	24	20	16	0
		110	128	112	96	92	88	84	80	64
		111	256	240	224	220	216	212	208	192

 Table 16.5
 The Number of Padding Bits for Each Valid Setting

Padding Word	l Bits Per S	ystem	DWL[2:0]	000	001	010	011	100	101	110
CHNL [1:0]	Decoded Channels per System Word	SWL [2:0]	Decoded Word Length	8	16	18	20	22	24	32
10	3	000	8	_	_	_	_	_	_	_
		001	16							
		010	24	0						_
		011	32	8	_	_			_	_
		100	48	24	0					_
		101	64	40	16	10	4			—
		110	128	104	80	74	68	62	56	32
		111	256	232	208	202	196	190	184	160
11	4	000	8							_
		001	16							_
		010	24							_
		011	32	0	_	_			_	_
		100	48	16						_
		101	64	32	0	_	_	_		_
		110	128	96	64	56	48	40	32	0
		111	256	224	192	184	176	168	160	128



When the SSI module acts as a transmitter, each word written to SSITDR is transmitted to the serial audio bus in the order they are written. When the SSI module acts as a receiver, each word received by the serial audio bus is read in the order received from the SSIRDR register.

Figures 16.7 to 16.9 show how 4, 6 and 8 channels are transferred to the serial audio bus. Note that there are no padding bits in the first example, the second example is left-aligned and the third is right-aligned. This selection is arbitrary and is just for demonstration purposes only.



Figure 16.7 Multi-Channel Format (4 Channels Without Padding)



Figure 16.8 Multi-Channel Format (6 Channels with High Padding)



Figure 16.9 Multi-Channel Format (8 Channels; Transmitting and Receiving in the Order of Serial Data and Padding Bits; with Padding)

(7) Bit Setting Configuration Format

Several more configuration bits in non-compressed mode are shown below. These bits are not mutually exclusive, but some combinations may not be useful for any other device.

These configuration bits are described below with reference to figure 16.10.

SWL = 6 bits (not at DWL = 4 bits (not at CHNL = 00, SCKP = 4-bit data samples of	SWL = 6 bits (not attainable in SSI module, demonstration only) DWL = 4 bits (not attainable in SSI module, demonstration only) CHNL = 00, SCKP = 0, SWSP = 0, SPDP = 0, SDTA = 0, PDTA = 0, DEL = 0, MUEN = 0 4-bit data samples continuously written to SSITDR are transmitted onto the serial audio bus.		
SSISCK			
SSIWS	1st channel 2nd channel		
SSIDATA TD28			
Key for this ar	nd following diagrams:		
	Arrow head indicates sampling point of receiver		
TDn	Bit n in SSITDR		
	means a low level on the serial bus (padding or mute)		
\int_{-1}	means a high level on the serial bus (padding)		

Figure 16.10 Basic Sample Format (Transmit Mode with Example System/Data Word Length)

Figure 16.10 uses a system word length of 6 bits and a data word length of 4 bits. These settings are not possible with the SSI module but are used only for clarification of the other configuration bits.

• Inverted Clock

As basic sample SSISCK	As basic sample format configuration except SCKP = 1				
SSIWS	1st Channel	2nd Channel			
SSIDATA TD2					

Figure 16.11 Inverted Clock

• Inverted Word Select

As basic sampl	As basic sample format configuration except SWSP = 1				
SSISCK					
SSIWS	1st Channel	2nd Channel			
SSIDATA (TD					

Figure 16.12 Inverted Word Select

• Inverted Padding Polarity

As basic sa	As basic sample format configuration except SPDP = 1			
SSISCK				
SSIWS	1st Channel	2nd Channel		
SSIDATA	SSIDATA TD28 1 1 TD31 TD30 TD29 TD28 1 1 TD31 TD30 TD29 TD28 1 1 TD31			



• Transmitting and Receiving in the Order of Serial Data and Padding Bits; with Delay

As basic sample format configuration except SDTA = 1	As basic sample format configuration except SDTA = 1				
SSIWS 1st Channel	2nd Channel				
SSIDATA (TD30)TD29)TD28 0 0 (TD31)TD30					

Figure 16.14 Transmitting and Receiving in the Order of Serial Data and Padding Bits; with Delay

• Transmitting and Receiving in the Order of Serial Data and Padding Bits; without Delay

As basic sample format	As basic sample format configuration except SDTA = 1 and DEL = 1				
SSISCK	SSISCK				
SSIWS	1st Channel	2nd Channel			
SSIDATA TD29 TD28					

Figure 16.15 Transmitting and Receiving in the Order of Serial Data and Padding Bits; without Delay

• Transmitting and Receiving in the Order of Padding Bits and Serial Data; without Delay

As basic sample format c	As basic sample format configuration except DEL = 1				
SSIWS	1st Channel	2nd Channel			
	SSIDATA 0 0 (TD31/TD30/TD29/TD28) 0 0 (TD31/TD30/TD29/TD28) 0 0 (TD31/TD30)				

Figure 16.16 Transmitting and Receiving in the Order of Padding Bits and Serial Data; without Delay

• Parallel Right-Aligned with Delay

As basic sample format configuration except PDTA = 1			
SSIWS 1st Channel	2nd Channel		
SSIDATA (TDO) 0 0 (TD3 (TD2 (TD1 (TD0) 0 0			

Figure 16.17 Parallel Right-Aligned with Delay

• Mute Enabled

As basic sample format configuration except MUEN = 1 (TD data ignored)			
SSIWS	1st Channel	2nd Channel	
		$\underline{\circ} \land \underline{\circ} \land \sqcup A \land \underline{\circ} \land \sqcup A \land \underline{\circ} \land A \land \underline{\circ} \land A \land \underline{\circ} \land A \land \underline{\circ} \land A \land $	

Figure 16.18 Mute Enabled

16.4.3 Operation Modes

There are three modes of operation: configuration, enabled and disabled. Figure 16.19 shows how the module enters each of these modes.



Figure 16.19 Operation Modes

(1) Configuration Mode

This mode is entered after the module is released from reset. All required configuration fields in the control register should be defined in this mode, before the SSI module is enabled by setting the EN bit.

Setting the EN bit causes the module to enter the module enabled mode.

(2) Module Enabled Mode

Operation of the module in this mode is dependent on the operation mode selected. For details, refer to section 16.4.4, Transmit Operation and section 16.4.5, Receive Operation, below.



16.4.4 Transmit Operation

Transmission can be controlled either by DMA or interrupt.

DMA control is preferred to reduce the processor load. In DMA control mode the processor will only receive interrupts if there is an underflow or overflow of data or the DMAC has finished its transfer.

The alternative method is using the interrupts that the SSI module generates to supply data as required. This mode has a higher interrupt load as the module is only double buffered and will require data to be written at least every system word period.

When disabling the module, the SSI clock* must remain present until the SSI module is in idle state, indicated by the IIRQ bit.

Figure 16.20 shows the transmit operation in DMA control mode, and figure 16.21 shows the transmit operation in interrupt control mode.

Note: * Input clock from the SSISCK pin when SCKD = 0. Input clock from the AUDIO_CLK pin when SCKD = 1.

(1) Transmission Using DMA Controller



Figure 16.20 Transmission Using DMA Controller

(2) Transmission Using Interrupt Data Flow Control



Figure 16.21 Transmission Using Interrupt Data Flow Control

16.4.5 Receive Operation

Like transmission, reception can be controlled either by DMA or interrupt.

Figures 16.22 and 16.23 show the flow of operation.

When disabling the SSI module, the SSI clock* must be kept supplied until the IIRQ bit is in idle state.

Note: * Input clock from the SSISCK pin when SCKD = 0. Input clock from the AUDIO_CLK pin when SCKD = 1.



(1) Reception Using DMA Controller



Figure 16.22 Reception Using DMA Controller

(2) Reception Using Interrupt Data Flow Control



Figure 16.23 Reception Using Interrupt Data Flow Control



When an underflow or overflow error condition has matched, the CHNO [1:0] bit and the SWNO bit can be used to recover the SSI module to a known status. When an underflow or overflow occurs, the host can read the channel number and system word number to determine what point the serial audio stream has reached. In the transmitter case, the host can skip forward through the data it wants to transmit until it finds the sample data that matches what the SSI module is expecting to transmit next, and so resynchronize with the audio data stream. In the receiver case the host CPU can store null data to make the number of receive data items consistent until it is ready to store the sample data that the SSI module is indicating will be received next, and so resynchronize with the audio data stream.

16.4.6 Temporary Stop and Restart Procedures in Transmit Mode

The following procedures can be used for implementation.

- (1) Procedure for the transfer and stop without having to reconfigure the bus bridge (BBG)/DMAC
- 1. Set SSICR.DMEN = 0 (disabling a DMA request) to stop the DMA transfer.
- 2. Wait for SSISR.DIRQ = 1 (transmit mode: the transmit buffer is empty) using a polling, interrupt, or the like.
- 3. With SSICR.EN = 0 (disabling an SSI module operation), stop the transfer.
- 4. Before attempting another transfer, make sure that SSISR.IDST = 1 is reached.
- 5. Set SSICR.EN = 1 (enabling an SSI module operation).
- 6. Wait for SSISR.DIRQ = 1, using a polling, interrupt, or the like.
- 7. Setting SSICR.DMEN = 1 (enabling a DMA request) will restart the DMA transfer.

(2) Procedure for Reconfiguring the BBG/DMAC after an SSI stop

- 1. Set SSICR.DMEN = 0 (disabling a DMA request) to stop the DMA transfer.
- 2. Wait for SSISR.DIRQ = 1 (transmit mode: the transmit buffer is empty), using a polling, interrupt, or the like.
- 3. With SSICR.EN = 0 (disabling an SSI module operation), stop the transfer.
- 4. Bring the DMAC to a forced stop with the DSTPR of BBG/DMAC.
- 5. Before attempting another transfer, make sure that SSISR.IDST = 1 is reached.
- 6. Set SSICR.EN = 1 (enabling an SSI module operation).
- 7. Set the BBG/DMAC registers and start the transfer.
- 8. Setting SSICR.DMEN = 1 (enabling a DMA request) will restart the DMA transfer.

16.4.7 Serial Bit Clock Control

This function is used to control and select which clock is used for the serial bus interface.

If the serial clock direction is set to input (SCKD = 0), the SSI module is in clock slave mode and the shift register uses the bit clock that was input to the SSISCK pin.

If the serial clock direction is set to output (SCKD = 1), the SSI module is in clock master mode, and the shift register uses the bit clock that was input from the AUDIO_CLK pin, or the bit clock that is generated by dividing them. This input clock is then divided by the ratio in the serial oversampling clock divide ratio (CKDV) in SSICR and used as the bit clock in the shift register.

In either case the module pin, SSISCK, is the same as the bit clock.



16.5 Usage Notes

16.5.1 Limitations from Overflow during Receive DMA Operation

If an overflow occurs while the receive DMA is in operation, the module should be restarted. The receive buffer in the SSI consists of 32-bit registers that share the L and R channels. Therefore, data to be received at the L channel may sometimes be received at the R channel if an overflow occurs, for example, under the following condition: the control register (SSICR) has a 32-bit setting for both data word length (DWL2 to DWL0) and system word length (SWL2 to SWL).

If an overflow is confirmed with the overflow error interrupt or overflow error status flag (the OIRQ bit in SSISR), write 0 to the EN bit in SSICR and DMEN bit to disable DMA in the SSI module, thus stopping the operation. (In this case, the controller setting should also be stopped.) After this, write 0 to the OIRQ bit to clear the overflow status, set DMA again and restart the transfer.


Section 17 USB 2.0 Host/Function Module (USB)

The USB 2.0 host/function module (USB) is a USB controller which provides capabilities as a USB host controller and USB function controller function. This module supports high-speed transfer defined by USB (universal serial bus) Specification 2.0, full-speed transfer, and low-speed transfer when used as the host controller, and supports high-speed transfer and full-speed transfer when used as the function controller. This module has a USB transceiver and supports all of the transfer types defined by the USB specification.

This module has an 8-kbyte buffer memory for data transfer, providing a maximum of ten pipes. Any endpoint numbers can be assigned to PIPE1 to PIPE9, based on the peripheral devices or user system for communication.

17.1 Features

(1) Host Controller and Function Controller Supporting USB High-Speed Operation

- The USB host controller and USB function controller are incorporated.
- The USB host controller and USB function controller can be switched by register settings.
- USB transceiver is incorporated.

(2) Reduced Number of External Pins and Space-Saving Installation

- The VBUS signal can be directly connected to the input pin of this module.
- On-chip D+ pull-up resistor (during USB function operation)
- On-chip D+ and D- pull-down resistor (during USB host operation)
- On-chip D+ and D- terminal resistor (during high-speed operation)
- On-chip D+ and D- output impedance (during full-speed operation)

(3) All Types of USB Transfers Supported

- Control transfer
- Bulk transfer
- Interrupt transfer (high bandwidth transfers not supported)
- Isochronous transfer (high bandwidth transfers not supported)



(4) Internal Bus Interfaces

• Two DMA interface channels are incorporated.

(5) Pipe Configuration

- Up to 8 kbytes of buffer memory for USB communications are supported
- Up to ten pipes can be selected (including the default control pipe)
- Programmable pipe configuration
- Endpoint numbers can be assigned flexibly to PIPE1 to PIPE9.
- Transfer conditions that can be set for each pipe:

PIPE0:	Control transfer (default control pipe: DCP), 64-byte fixed single buffer
PIPE1 and PIPE2:	Bulk transfers/isochronous transfer, continuous transfer mode, programmable buffer size (up to 2-kbytes: double buffer can be specified)
PIPE3 to PIPE5:	Bulk transfer, continuous transfer mode, programmable buffer size (up to 2-kbytes: double buffer can be specified)
PIPE6 to PIPE9:	Interrupt transfer, 64-byte fixed single buffer

(6) Features of the USB Host Controller

- High-speed transfer (480 Mbps), full-speed transfer (12 Mbps), and low-speed transfer (1.5 Mbps) are supported.
- Communications with multiple peripheral devices connected via a single HUB
- Automatic response to the reset handshake
- Automatic scheduling for SOF and packet transmissions
- Programmable intervals for isochronous and interrupt transfers

(7) Features of the USB Function Controller

- Both high-speed transfer (480 Mbps) and full-speed transfer (12 Mbps) are supported.
- Automatic recognition of high-speed operation or full-speed operation based on automatic response to the reset handshake
- Control transfer stage control function
- Device state control function
- Auto response function for SET_ADDRESS request
- NAK response interrupt function (NRDY)
- SOF interpolation function

(8) Other Features

- Transfer ending function using transaction count
- BRDY interrupt event notification timing change function (BFRE)
- Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0 or 1) port has been read (DCLRM)
- NAK setting function for response PID generated by end of transfer (SHTNAK)



17.2 Input / Output Pins

Table 17.1 shows the pin configuration of the USB.

Table 17.1 USB Pin Configuration

Pin Name	Name	I/O	Function
DP	USB D+ data	I/O	D+ I/O of the USB on-chip transceiver
DM	USB D- data	I/O	D- I/O of the USB on-chip transceiver
			This pin should be connected to the D- pin of the USB bus.
VBUS	VBUS input	Input	USB cable connection monitor pin
			This pin should be connected directly to the VBUS of the USB bus. Whether the VBUS is connected or disconnected can be detected.
			If this pin is not connected with the VBUS of the USB bus, it should be supplied with 5 V. It should be supplied with 5 V also when the host controller function is selected.
REFRIN	Reference input	Input	Reference resistor connection pin
			This pin should be connected to AG33 through a 5.6 $k\Omega \pm$ 1% resistor.
USB_X1	Crystal input output pin	Input	These pins should be connected to crystal oscillators for the USB. The EXTAL_USB pin can be used for external clock input
	_ (Clock input pin)	Output	
030_72		Output	for the USB.
AV33	USB analog 3.3 V power supply	—	Power supply for transceiver block analog pins
AG33	USB analog 3.3 V ground	_	Ground for transceiver block analog pins
DV33	USB digital 3.3 V power supply	_	Power supply for transceiver block digital pins
DG33	USB digital 3.3 V ground	_	Ground for transceiver block digital pins
LV15	USB core power supply	_	Power supply for the core
LG15	USB core ground		Ground for the core

Pin Name	Name	I/O	Function
AV15	USB analog 1.5 V power supply	_	Power supply for transceiver block analog core
AG15	USB analog 1.5 V ground	_	Ground for transceiver block analog core
DV15	USB digital 1.5 V power supply		Power supply for transceiver block digital core
DG15	USB digital 1.5 V ground		Ground for transceiver block digital core
UV15	USB 480 MHz power supply	_	Power supply for 480-MHz operation block
UG15	USB 480 MHz ground		Ground for 480-MHz operation block



17.3 Register Description

Table 17.2 shows the register configuration of the USB. Table 17.3 shows the register state in each processing mode.

Table 17.2 Register Configuration

Register Name	Abbreviation	R/W	Address	Access Size	Connection bus
System configuration control register	SYSCFG	R/W	H'FFFF F800	16	Peripheral
CPU bus wait setting register	BUSWAIT	R/W	H'FFFF F802	16	bus
System configuration status register	SYSSTS	R	H'FFFF F804	16	
Device state control register	DVSTCTR	R/W	H'FFFF F808	16	
Test mode register	TESTMODE	R/W	H'FFFF F80C	16	
DMA0-FIFO bus configuration register	D0FBCFG	R/W	H'FFFF F810	16	-
DMA1-FIFO bus configuration register	D1FBCFG	R/W	H'FFFF F812	16	-
CFIFO port register	CFIFO	R/W	H'FFFF F814	8/16/32	
CFIFO port select register	CFIFOSEL	R/W	H'FFFF F820	16	
CFIFO port control register	CFIFOCTR	R/W	H'FFFF F822	16	
D0FIFO port select register	D0FIFOSEL	R/W	H'FFFF F828	16	
D0FIFO port control register	D0FIFOCTR	R/W	H'FFFF F82A	16	
D1FIFO port select register	D1FIFOSEL	R/W	H'FFFF F82C	16	-
D1FIFO port control register	D1FIFOCTR	R/W	H'FFFF F82E	16	
Interrupt enable register 0	INTENB0	R/W	H'FFFF F830	16	
Interrupt enable register 1	INTENB1	R/W	H'FFFF F832	16	
BRDY interrupt enable register	BRDYENB	R/W	H'FFFF F836	16	
NRDY interrupt enable register	NRDYENB	R/W	H'FFFF F838	16	
BEMP interrupt enable register	BEMPENB	R/W	H'FFFF F83A	16	-
SOF output configuration register	SOFCFG	R/W	H'FFFF F83C	16	-
Interrupt status register 0	INTSTS0	R/W	H'FFFF F840	16	
Interrupt status register 1	INTSTS1	R/W	H'FFFF F842	16	

Register Name	Abbreviation	R/W	Address	Access Size	Connection bus
BRDY interrupt status register	BRDYSTS	R/W	H'FFFF F846	16	Peripheral
NRDY interrupt status register	NRDYSTS	R/W	H'FFFF F848	16	bus
BEMP interrupt status register	BEMPSTS	R/W	H'FFFF F84A	16	
Frame number register	FRMNUM	R/W	H'FFFF F84C	16	
μFrame number register	UFRMNUM	R/W	H'FFFF F84E	16	
USB address register	USBADDR	R	H'FFFF F850	16	
USB request type register	USBREQ	R	H'FFFF F854	16	
USB request value register	USBVAL	R	H'FFFF F856	16	
USB request index register	USBINDX	R	H'FFFF F858	16	
USB request length register	USBLENG	R	H'FFFF F85A	16	
DCP configuration register	DCPCFG	R/W	H'FFFF F85C	16	
DCP maximum packet size register	DCPMAXP	R/W	H'FFFF F85E	16	
DCP control register	DCPCTR	R/W	H'FFFF F860	16	
Pipe window select register	PIPESEL	R/W	H'FFFF F864	16	
Pipe configuration register	PIPECFG	R/W	H'FFFF F868	16	
Pipe buffer setting register	PIPEBUF	R/W	H'FFFF F86A	16	
Pipe maximum packet size register	PIPEMAXP	R/W	H'FFFF F86C	16	
Pipe cycle control register	PIPEPERI	R/W	H'FFFF F86E	16	
Pipe 1 control register	PIPE1CTR	R/W	H'FFFF F870	16	
Pipe 2 control register	PIPE2CTR	R/W	H'FFFF F872	16	
Pipe 3 control register	PIPE3CTR	R/W	H'FFFF F874	16	
Pipe 4 control register	PIPE4CTR	R/W	H'FFFF F876	16	
Pipe 5 control register	PIPE5CTR	R/W	H'FFFF F878	16	
Pipe 6 control register	PIPE6CTR	R/W	H'FFFF F87A	16	
Pipe 7 control register	PIPE7CTR	R/W	H'FFFF F87C	16	
Pipe 8 control register	PIPE8CTR	R/W	H'FFFF F87E	16	
Pipe 9 control register	PIPE9CTR	R/W	H'FFFF F880	16	
Pipe 1 transaction counter enable register	PIPE1TRE	R/W	H'FFFF F890	16	-

RENESAS

Register Name	Abbreviation	R/W	Address	Access Size	Connection bus
Pipe 1 transaction counter register	PIPE1TRN	R/W	H'FFFF F892	16	Peripheral
Pipe 2 transaction counter enable register	PIPE2TRE	R/W	H'FFFF F894	16	bus
Pipe 2 transaction counter register	PIPE2TRN	R/W	H'FFFF F896	16	-
Pipe 3 transaction counter enable register	PIPE3TRE	R/W	H'FFFF F898	16	-
Pipe 3 transaction counter register	PIPE3TRN	R/W	H'FFFF F89A	16	_
Pipe 4 transaction counter enable register	PIPE4TRE	R/W	H'FFFF F89C	16	-
Pipe 4 transaction counter register	PIPE4TRN	R/W	H'FFFF F89E	16	-
Pipe 5 transaction counter enable register	PIPE5TRE	R/W	H'FFFF F8A0	16	-
Pipe 5 transaction counter register	PIPE5TRN	R/W	H'FFFF F8A2	16	_
Device address 0 configuration register	DEVADD0	R/W	H'FFFF F8D0	16	-
Device address 1 configuration register	DEVADD1	R/W	H'FFFF F8D2	16	-
Device address 2 configuration register	DEVADD2	R/W	H'FFFF F8D4	16	-
Device address 3 configuration register	DEVADD3	R/W	H'FFFF F8D6	16	-
Device address 4 configuration register	DEVADD4	R/W	H'FFFF F8D8	16	-
Device address 5 configuration register	DEVADD5	R/W	H'FFFF F8DA	16	-
Device address 6 configuration register	DEVADD6	R/W	H'FFFF F8DC	16	-
Device address 7 configuration register	DEVADD7	R/W	H'FFFF F8DE	16	-
Device address 8 configuration register	DEVADD8	R/W	H'FFFF F8E0	16	-
Device address 9 configuration register	DEVADD9	R/W	H'FFFF F8E2	16	-
Device address A configuration register	DEVADDA	R/W	H'FFFF F8E4	16	-

Register Name	Abbreviation	R/W	Address	Access Size	Connection bus
D0FIFO bus wait setting register	D0FWAIT	R/W	H'FFFC 1C0C	16	Internal bus
D1FIFO bus wait setting register	D1FWAIT	R/W	H'FFFC 1C0E	16	_
D0FIFO port register	D0FIFO	R/W	H'FFFC 1C14	32	_
D1FIFO port register	D1FIFO	R/W	H'FFFC 1C18	32	_



Register	Software			
Abbreviation	Power-On Reset	Standby	Module Standby	Sleep
SYSCFG	Initialized	Retained	Retained	Retained
BUSWAIT	Initialized	Retained	Retained	Retained
SYSSTS	Initialized	Retained	Retained	Retained
DVSTCTR	Initialized	Retained	Retained	Retained
TESTMODE	Initialized	Retained	Retained	Retained
D0FBCFG	Initialized	Retained	Retained	Retained
D1FBCFG	Initialized	Retained	Retained	Retained
CFIFO	Initialized	Retained	Retained	Retained
D0FIFO	Initialized	Retained	Retained	Retained
D1FIFO	Initialized	Retained	Retained	Retained
CFIFOSEL	Initialized	Retained	Retained	Retained
CFIFOCTR	Initialized	Retained	Retained	Retained
D0FIFOSEL	Initialized	Retained	Retained	Retained
D0FIFOCTR	Initialized	Retained	Retained	Retained
D1FIFOSEL	Initialized	Retained	Retained	Retained
D1FIFOCTR	Initialized	Retained	Retained	Retained
INTENB0	Initialized	Retained	Retained	Retained
INTENB1	Initialized	Retained	Retained	Retained
BRDYENB	Initialized	Retained	Retained	Retained
NRDYENB	Initialized	Retained	Retained	Retained
BEMPENB	Initialized	Retained	Retained	Retained
SOFCFG	Initialized	Retained	Retained	Retained
INTSTS0	Initialized	Retained	Retained	Retained
INTSTS1	Initialized	Retained	Retained	Retained
BRDYSTS	Initialized	Retained	Retained	Retained
NRDYSTS	Initialized	Retained	Retained	Retained
BEMPSTS	Initialized	Retained	Retained	Retained
FRMNUM	Initialized	Retained	Retained	Retained
UFRMNUM	Initialized	Retained	Retained	Retained

Table 17.3 Register State in Each Processing Mode

Register Abbreviation	Power-On Reset	Software Standby	Module Standby	Sleep
USBADDR	Initialized	Retained	Retained	Retained
USBREQ	Initialized	Retained	Retained	Retained
USBVAL	Initialized	Retained	Retained	Retained
USBINDX	Initialized	Retained	Retained	Retained
USBLENG	Initialized	Retained	Retained	Retained
DCPCFG	Initialized	Retained	Retained	Retained
DCPMAXP	Initialized	Retained	Retained	Retained
DCPCTR	Initialized	Retained	Retained	Retained
PIPESEL	Initialized	Retained	Retained	Retained
PIPECFG	Initialized	Retained	Retained	Retained
PIPEBUF	Initialized	Retained	Retained	Retained
PIPEMAXP	Initialized	Retained	Retained	Retained
PIPEPERI	Initialized	Retained	Retained	Retained
PIPE1CTR	Initialized	Retained	Retained	Retained
PIPE2CTR	Initialized	Retained	Retained	Retained
PIPE3CTR	Initialized	Retained	Retained	Retained
PIPE4CTR	Initialized	Retained	Retained	Retained
PIPE5CTR	Initialized	Retained	Retained	Retained
PIPE6CTR	Initialized	Retained	Retained	Retained
PIPE7CTR	Initialized	Retained	Retained	Retained
PIPE8CTR	Initialized	Retained	Retained	Retained
PIPE9CTR	Initialized	Retained	Retained	Retained
PIPE1TRE	Initialized	Retained	Retained	Retained
PIPE1TRN	Initialized	Retained	Retained	Retained
PIPE2TRE	Initialized	Retained	Retained	Retained
PIPE2TRN	Initialized	Retained	Retained	Retained
PIPE3TRE	Initialized	Retained	Retained	Retained
PIPE3TRN	Initialized	Retained	Retained	Retained
PIPE4TRE	Initialized	Retained	Retained	Retained
PIPE4TRN	Initialized	Retained	Retained	Retained



Section 17	USB 2.0 Host/Function Module (USB)
------------	--------------------------------	------

Register Abbreviation	Power-On Reset	Software Standby	Module Standby	Sleep
PIPE5TRE	Initialized	Retained	Retained	Retained
PIPE5TRN	Initialized	Retained	Retained	Retained
PHYTEST0	Initialized	Retained	Retained	Retained
PHYTEST1	Initialized	Retained	Retained	Retained
DEVADD0	Initialized	Retained	Retained	Retained
DEVADD1	Initialized	Retained	Retained	Retained
DEVADD2	Initialized	Retained	Retained	Retained
DEVADD3	Initialized	Retained	Retained	Retained
DEVADD4	Initialized	Retained	Retained	Retained
DEVADD5	Initialized	Retained	Retained	Retained
DEVADD6	Initialized	Retained	Retained	Retained
DEVADD7	Initialized	Retained	Retained	Retained
DEVADD8	Initialized	Retained	Retained	Retained
DEVADD9	Initialized	Retained	Retained	Retained
DEVADDA	Initialized	Retained	Retained	Retained
USBEXR	Initialized	Retained	Retained	Retained

17.3.1 System Configuration Control Register (SYSCFG)

SYSCFG is a register that enables high-speed operation, selects the host controller function or function controller function, controls the DP and DM pins, and enables operation of this module.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	—	—	—	—	SCKE	—	—	HSE	DCFM	DRPD	DPRPU	—	—	—	USBE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R	R	R/W	R/W	R/W	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	SCKE	0	R/W	USB Module Clock Enable
				Stops or enables supplying 48-MHz clock signal to this module.
				0: Stops supplying the clock signal to the USB module.
				 Enables supplying the clock signal to the USB module.
				When this bit is 0, only this register and the BUSWAIT register allow both writing and reading; the other registers in the USB module allows reading only.
9, 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
7	HSE	0	R/W	High-Speed Operation Enable
				0: High-speed operation is disabled
				When the function controller function is selected: Only full-speed operation is enabled.
				When the host controller function is selected: Full- speed or low-speed operation is enabled.
				1: High-speed operation is enabled (detected by this module)
				(1) When the host controller function is selected
				When HSE = 0, the USB port performs low-speed or full-speed operation.
				Set HSE to 0 when connection of a low-speed peripheral device to the USB port has been detected.
				When HSE = 1, this module executes the reset handshake protocol, and automatically allows the USB port to perform high-speed or full-speed operation according to the protocol execution result.
				This bit should be modified after detecting device connection (after detecting the ATTCH interrupt) and before executing a USB bus reset (before setting USBRESET to 1).
				(2) When the function controller function is selected
				When HSE = 0, this module performs full-speed operation.
				When HSE = 1, this module executes the reset handshake protocol, and automatically performs high-speed or full-speed operation according to the protocol execution result.
				This bit should be modified while DPRPU is 0.
6	DCFM	0	R/W	Controller Function Select
				Selects the host controller function or function controller function.
				0: Function controller function is selected.
				1: Host controller function is selected.
				This bit should be modified while DPRPU and DPRD are 0.

Bit	Bit Name	Initial Value	R/W	Description
5	DRPD	0	R/W	D+/D- Line Resistor Control
				Enables or disables pulling down D+ and D- lines when the host controller function is selected.
				0: Pulling down the lines is disabled.
				1: Pulling down the lines is enabled.
				This bit should be set to 1 if the host controller function is selected, and should be set to 0 if the function controller function is selected.
4	DPRPU	0	R/W	D+ Line Resistor Control
				Enables or disables pulling up D+ line when the function controller function is selected.
				0: Pulling up the line is disabled.
				1: Pulling up the line is enabled.
				Setting this bit to 1 when the function controller function is selected allows this module to pull up the D+ line to 3.3 V, thus notifying the USB host of connection. Modifying this bit from 1 to 0 allows this module to cancel pulling up the D+ line, thus notifying the USB host of disconnection.
				This bit should be set to 1 if the function controller function is selected, and should be set to 0 if the host controller function is selected.
3 to 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
0	USBE	0	R/W	USB Module Operation Enable
				Enables or disables operation of this module.
				0: USB module operation is disabled.
				1: USB module operation is enabled.
				Modifying this bit from 1 to 0 initializes some register bits as listed in tables 17.4 and 17.5.
				This bit should be modified while SCKE is 1.
				When the host controller function is selected, this bit should be set to 1 after setting DPRD to 1, eliminating LNST bit chattering, and checking that the USB bus has been settled.

Table 17.4Register Bits Initialized by Writing USBE = 0 (when Function Controller
Function is Selected)

Register Name	Bit Name	Remarks
SYSSTS	LNST	The value is retained when the host controller function is selected.
DVSTCTR	RHST	
INTSTS0	DVSQ	The value is retained when the host controller function is selected.
USBADDR	USBADDR	The value is retained when the host controller function is selected.
USEREQ	BRequest, bmRequestType	The values are retained when the host controller function is selected.
USBVAL	wValue	The value is retained when the host controller function is selected.
USBINDX	wIndex	The value is retained when the host controller function is selected.
USBLENG	wLength	The value is retained when the host controller function is selected.

Register Name	Bit Name	Remarks
DVSTCTR	RHST	
FRMNUM	FRNM	The value is retained when the function controller function is selected.
UFRMNUM	UFRNM	The value is retained when the function controller function is selected.

Table 17.5 Register Bits Initialized by Writing USBE = 0 (when Host Controller Function is Selected)

17.3.2 CPU Bus Wait Setting Register (BUSWAIT)

BUSWAIT specifies the number of access waits for those registers of this module that are connected to the peripheral bus (that is, the registers excluding D0FWAIT, D1FWAIT, D0FIFO, and D1FIFO). The basic clock for this module is a USB clock of 48 MHz, and access from the peripheral bus is performed through P ϕ synchronization. For this reason, the USB clock must be multiplied by a certain number of cycles when accessing registers of this module via the peripheral bus. The number of access waits should be adjusted to produce at least the approximate value shown below: 83.4 ns (USB clock × 4 cycles) when the size of access is 32 bits, 41.7 ns (USB clock × 2 cycles) when the size of access is 16 bits, or 20.8 ns (USB clock × 1 cycle) when the size of access is 8 bits.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	—	—	—	I	I	I		-	Ι	I	I		BWAI	T[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



-	B 14 N 1	Initial	-	– 1.4
Bit	Bit Name	Value	R/W	Description
3 to 0	BWAIT[3:0]	1111	R/W	CPU Bus Wait
				On a $P\phi$ basis, set the number of waits needed when accessing registers of this module via the peripheral bus.
				0000: 0 wait (accessing two cycles on a P ϕ basis)
				0001: 1 wait (accessing three cycles on a P ϕ basis)
				0010: 2 waits (accessing four cycles on a P ϕ basis)
				:
				1111: 15 waits (accessing 17 cycles on a P ϕ basis)
				Note: Be sure to set this bit in the initialization routine of this module by taking into account the $P\phi$ and access size.

17.3.3 System Configuration Status Register (SYSSTS)

SYSSTS is a register that monitors the line status (D + and D - lines) of the USB data bus.

This register is initialized by a power-on reset or a USB bus reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—		_	—		—	—	—	—	—	—	—	—	—	LNS	T[1:0]
Initial value:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	_	_
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit Name	Initial Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
_	1	R	Reserved
			This bit is always read as 1. The write value should always be 1.
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
	Bit Name	Bit Name Initial Value — All 0 — 1 — All 0	Bit Name Initial Value R/W — All 0 R — 1 R — All 0 R

Bit	Bit Name	Initial Value R/W	Description
1, 0	LNST[1:0]	Undefined* R	USB Data Line Status Monitor
			Indicates the status of the USB data bus lines (D+ and D-) as shown in table 17.6.
			These bits should be read after setting DPRPU to 1 to notify connection when the function controller function is selected; whereas after setting DRPD to 1 to enable pulling down the lines when the host controller function is selected.

Note: * Depends on the DP and DM pin status.

Table 17.6 USB Data Bus Line Status

LNST[1]	LNST[0]	During Low- Speed Operation (only when Host Controller Function is Selected)	During Full- Speed Operation	During High- Speed Operation	During Chirp Operation
0	0	SE0	SE0	Squelch	Squelch
0	1	K state	J state	Not squelch	Chirp J
1	0	J state	K state	Invalid	Chirp K
1	1	SE1	SE1	Invalid	Invalid
[Legend]					
Chirp:	The reset hand state (the HSE	shake protocol is bit in SYSCFG is	being executed in set to 1).	n high-speed ope	ration enabled
Sauelch:	SE0 or idle stat	te			

- Not squelch: High-speed J state or high-speed K state
- Chirp J: Chirp J state
- Chirp K: Chirp K state





17.3.4 Device State Control Register (DVSTCTR)

DVSTCTR is a register that controls and confirms the state of the USB data bus.

This register is initialized by a power-on reset. After a USB bus reset, WKUP is initialized but RESUME is undefined.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	-	_		—	-	_	WKUP	RWUPE	USBRST	RESUME	UACT	_	F	RHST[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W*	R/W	R/W	R/W	R/W	R	R	R	R
Bit	Bit	Name	•	Initia Value	e e	R/W	De	escrip	tion							
15 to 9	—			All 0		R	Re	eserve	d							
							Th sh	iese b ould a	its are always	alwa be 0	lys rea	d as (0. The	e write	e value	9



D:4	Dit Nama	Initial		Description
BIt	Bit Name	value	R/W	Description
8	WKUP	0	R/W	Wakeup Output
				Enables or disables outputting the remote wakeup signal (resume signal) to the USB bus when the function controller function is selected.
				0: Remote wakeup signal is not output.
				1: Remote wakeup signal is output.
				The module controls the output time of a remote wakeup signal. When this bit is set to 1, this module clears this bit to 0 after outputting the 10-ms K state.
				According to the USB specification, the USB bus idle state must be kept for 5 ms or longer before a remote wakeup signal is output. If this module writes 1 to this bit right after detection of suspended state, the K state will be output after 2 ms.
				Note: Do not write 1 to this bit, unless the device state is in the suspended state (the DVSQ bit in the INTSTS0 register is set to 1xx) and the USB host enables the remote wakeup signal. When this bit is set to 1, the internal clock must not be stopped even in the suspended state (write 1 to this bit while SCKE is 1).
				This bit should be set to 0 if the host controller function is selected.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	RWUPE	0	R/W	Wakeup Detection Enable
				Enables or disables the downstream port peripheral device to use the remote wakeup function (resume signal output) when the host controller function is selected.
				0: Downstream port wakeup is disabled.
				1: Downstream port wakeup is enabled.
				With this bit set to 1, on detecting the remote wakeup signal, this module detects the resume signal (K-state for 2.5 μs) from the downstream port device and performs the resume process (drives the port to the K-state).
				With this bit set to 0, this module ignores the detected remote wakeup signal (K-state) from the peripheral device connected to the downstream port.
				While this bit is 1, the internal clock should not be stopped even in the suspended state (SCKE should be set to 1). Also note that the USB bus should not be reset from the suspended state (USBRST should not be set to 1); it is prohibited by USB Specification 2.0.
				This bit should be set to 0 if the function controller function is selected.

		Initial		
Bit	Bit Name	Value	R/W	Description
6	USBRST	0	R/W	Bus Reset Output
				Controls the USB bus reset signal output when the host controller function is selected.
				0: USB bus reset signal is not output.
				1: USB bus reset signal is output.
				When the host controller function is selected, setting this bit to 1 allows this module to drive the USB port to SE0 to reset the USB bus. Here, this module performs the reset handshake protocol if the HSE bit is 1.
				This module continues outputting SE0 while USBRST is 1 (until software sets USBRST to 0). USBRST should be 1 (= USB bus reset period) for the time defined by USB Specification 2.0.
				Writing 1 to this bit during communication (UACT = 1) or during the resume process (RESUME = 1) prevents this module from starting the USB bus reset process until both UACT and RESUME become 0.
				Write 1 to the UACT bit simultaneously with the end of the USB bus reset process (writing 0 to USBRST).
				This bit should be set to 0 if the function controller function is selected.
5	RESUME	0	R/W	Resume Output
				Controls the resume signal output when the host controller function is selected.
				0: Resume signal is not output.
				1: Resume signal is output.
				Setting this bit to 1 allows this module to drive the port to the K-state and output the resume signal.
				This module continues outputting K-state while RESUME is 1 (until software sets RESUME to 0). RESUME should be 1 (= resume period) for the time defined by USB Specification 2.0.
				This bit should be set to 1 in the suspended state.
				Write 1 to the UACT bit simultaneously with the end of the resume process (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
4	UACT	0	R/W	USB Bus Enable
				Enables operation of the USB bus (controls the SOF or μ SOF packet transmission to the USB bus) when the host controller function is selected.
				 Downstream port is disabled (SOF/µSOF transmission is disabled).
				 Downstream port is enabled (SOF/µSOF transmission is enabled).
				With this bit set to 1, this module puts the USB port to the USB-bus enabled state and performs SOF output and data transmission and reception.
				This module starts outputting SOF/ μ SOF within 1 (μ) frame after software has written 1 to UACT.
				With this bit set to 0, this module enters the idle state after outputting SOF/ $\mu SOF.$
				This module sets this bit to 0 on any of the following conditions.
				 A DTCH interrupt is detected during communication (while UACT = 1).
				 An EOFERR interrupt is detected during communication (while UACT = 1).
				Writing 1 to this bit should be done at the end of the USB reset process (writing 0 to USBRST) or at the end of the resume process from the suspended state (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	RHST[2:0]	000	R	Reset Handshake
				Indicates the status of the reset handshake.
				(1) When the host controller function is selected
				000: Communication speed not determined (powered state or no connection)
				1xx: Reset handshake in progress
				001: Low-speed connection
				010: Full-speed connection
				011: High-speed connection
				These bits indicate 100 after software has written 1 to USBRST.
				If HSE has been set to 1, these bits indicate 111 as soon as this module detects Chirp-K from the peripheral device.
				This module fixes the value of the RHST bits when software writes 0 to USBRST and this module completes SE0 driving.
				(2) When the function controller function is selected
				000: Communication speed not determined
				100: Reset handshake in progress
				010: Full-speed connection
				011: High-speed connection
				If HSE has been set to 1, these bits indicate 100 as soon as this module detects the USB bus reset. Then, these bits indicate 011 as soon as this module outputs Chirp-K and detects Chirp-JK from the USB host three times. If the connection speed is not fixed to high speed within 2.5 ms after Chirp-K output, these bits indicate 010.
				If HSE has been set to 0, these bits indicate 010 as soon as this module detects the USB bus reset.
				A DVST interrupt is generated as soon as this module detects the USB bus reset and then the value of the RHST bits is fixed to 010 or 011.

Note: * Only 1 can be written.

17.3.5 Test Mode Register (TESTMODE)

TESTMODE is a register that controls the USB test signal output during high-speed operation.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	—	—	-	-	_	—	—	—	-	—		UTST	[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	UTST[3:0]	0000	R/W	Test Mode
				This module outputs the USB test signals during the high-speed operation, when these bits are written appropriate value.
				Table 17.7 shows test mode operation of this module.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	UTST[3:0]	0000	R/W	(1) When the host controller function is selected
				These bits can be set after writing 1 to DRPD. This module outputs waveforms to the USB port for which both DPRD and UACT have been set to 1. This module also performs high-speed termination for the USB port.
				 Procedure for setting the UTST bits
				1. Power-on reset.
				 Start the clock supply (Set SCKE to 1 after the crystal oscillation and the PLL for USB are settled).
				Set DCFM and DPRD to 1 (setting HSE to 1 is not required).
				4. Set USBE to 1.
				Set the UTST bits to the appropriate value according to the test specifications.
				6. Set the UACT bit to 1.
				Procedure for modifying the UTST bits
				 (In the state after executing step 6 above) Set UACT and USBE to 0.
				2. Set USBE to 1.
				Set the UTST bits to the appropriate value according to the test specifications.
				4. Set the UACT bit to 1.
				When these bits are set to Test_SE0_NAK (1011), this module does not output the SOF packet to the port even when 1 has been set to UACT for the port.
				When these bits are set to Test_Force_Enable (1101), this module outputs the SOF packet to the port for which 1 has been set to UACT. In this test mode, this module does not perform hardware control consequent to detection of high-speed disconnection (detection of the DTCH interrupt).
				When setting the UTST bits, the PID bits for all the pipes should be set to NAK.
				To return to normal USB communication after a test mode has been set and executed, a power-on reset should be applied.

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
3 to 0	UTST[3:0]	0000	R/W	(2) When the function controller function is selected
				The appropriate value should be set to these bits according to the SetFeature request from the USB host during high-speed communication.
				This module does not make a transition to the suspended state while these bits are 0001 to 0100.

Table 17.7 Test Mode Operation

	Bit Setting	
Test Mode	When Function Controller Function is Selected	When Host Controller Function is Selected
Normal operation	0000	0000
Test_J	0001	1001
Test_K	0010	1010
Test_SE0_NAK	0011	1011
Test_Packet	0100	1100
Test_Force_Enable	—	1101
Reserved	0101 to 0111	1110 to 1111

17.3.6 DMA-FIFO Bus Configuration Registers (D0FBCFG, D1FBCFG)

D0FBCFG is a register that controls DMA0-FIFO bus accesses. D1FBCFG is a register that controls DMA1-FIFO bus accesses.

These registers are initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	—	DF/	ACC	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	B	B	B	B	R

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	DFACC	00	R	DMAn-FIFO Buffer Access Mode $(n = 0, 1)$
				Specifies DMA0-FIFO or DMA1-FIFO port access mode.
				00: Cycle steal mode (initial value)
				01: 16-byte continuous access mode
				10: 32-byte continuous access mode
				11: Invalid
11 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



17.3.7 FIFO Port Registers (CFIFO, D0FIFO, D1FIFO)

CFIFO, D0FIFO and D1FIFO are port registers that are used to read data from the FIFO buffer memory and writing data to the FIFO buffer memory.

There are three FIFO ports: the CFIFO, D0FIFO and D1FIFO ports. Each FIFO port is configured of a port register (CFIFO, D0FIFO, D1FIFO) that handles reading of data from the FIFO buffer memory and writing of data to the FIFO buffer memory, a select register (CFIFOSEL, D0FIFOSEL, D1FIFOSEL) that is used to select the pipe assigned to the FIFO port, and a control register (CFIFOCTR, D0FIFOCTR, D1FIFOCTR).

Each FIFO port has the following features.

- The DCP FIFO buffer should be accessed through the CFIFO port.
- Accessing the FIFO buffer using DMA transfer should be performed through the D0FIFO or D1FIFO port.
- The D1FIFO and D0FIFO ports can be accessed also by the CPU.
- When using functions specific to the FIFO port, the pipe number (selected pipe) specified by the CURPIPE bits cannot be changed (when the DMA transfer function is used, etc.).
- Registers configuring a FIFO port do not affect other FIFO ports.
- The same pipe should not be assigned to two or more FIFO ports.
- There are two FIFO buffer states: the access right is on the CPU side and it is on the SIE side. When the FIFO buffer access right is on the SIE side, the FIFO buffer cannot be accessed from the CPU.

These registers are initialized by a power-on reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							F	FIFOPOR	T[31:16]							
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								FIFOPOF	RT[15:0]							
Initial value: R/W:	0 R/W															

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	FIFOPORT	All 0	R/W	FIFO Port
	[31:0]			Accessing these bits allow reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.
				These bits can be accessed only while the FRDY bit in each control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR) is 1.
				The valid bits in this register depend on the settings of the MBW bits (access bit width setting) and BIGEND bit (endian setting) as shown in tables 17.8 to 17.10.

Table 17.8 Endian Operation in 32-Bit Access (when MBW = 10)

BIGEND Bit	Bits 31 to 24	Bits 23 to 16	Bits 15 to 8	Bits 7 to 0
0	N + 3 address	N + 2 address	N + 1 address	N + 0 address
1	N + 0 address	N + 1 address	N + 2 address	N + 3 address

Table 17.9 Endian Operation in 16-Bit Access (when MBW = 01)

BIGEND Bit	t Bits 31 to 24	Bits 23 to 16	Bits 15 to 8	Bits 7 to 0
0	Writing: invalid,	reading: prohibited*	N + 1 address	N + 0 address
1	N + 0 address	N + 1 address	Writing: invalid, r	eading: prohibited*
Nata * F	Deading data from the inv	alid hita in a word ar h	outo unit io probibito	d

Reading data from the invalid bits in a word or byte unit is prohibited. Note:

Table 17.10 Endian Operation in 8-Bit Access (when MBW = 00)

BIGEND B	Bit Bits 31 to 24	Bits 23 to 16	Bits 15 to 8	Bits 7 to 0
0	Writing	g: invalid, reading:	prohibited*	N + 0 address
1	N + 0 address	Writi	ng: invalid, reading:	prohibited*
Note: *	Reading data from the inva	alid bits in a word o	or byte unit is prohib	ited.



17.3.8 FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)

CFIFOSEL, D0FIFOSEL and D1FIFOSEL are registers that assign the pipe to the FIFO port, and control access to the corresponding port.

The same pipe should not be specified by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and D1FIFOSEL. When the CURPIPE bits in D0FIFOSEL and D1FIFOSEL are cleared to B'000, no pipe is selected.

The pipe number should not be changed while the DMA transfer is enabled.

These registers are initialized by a power-on reset.

(1) CFIFOSEL

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RCNT	REW	-	—	MBW	/[1:0]	_	BIGEND	_		ISEL	_		CURPI	PE[3:0]	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	': R/W	R/W*	R	R	R/W	R/W	R	R/W	R	R	R/W	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	RCNT	0	R/W	Read Count Mode
				Specifies the read mode for the value in the DTLN bits in CFIFOCTR.
				 The DTLN bit is cleared when all of the receive data has been read from the CFIFO.
				(In double buffer mode, the DTLN bit value is cleared when all the data has been read from a single plane.)
				 The DTLN bit is decremented when the receive data is read from the CFIFO.

Bit	Bit Name	Initial Value	R/W	Description
14	REW	0	R/W*	Buffer Pointer Rewind
				Specifies whether or not to rewind the buffer pointer.
				0: The buffer pointer is not rewound.
				1: The buffer pointer is rewound.
				When the selected pipe is in the receiving direction, setting this bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently- read FIFO buffer plane from the first data is allowed).
				Do not set REW to 1 simultaneously with modifying the CURPIPE bits. Before setting REW to 1, be sure to check that FRDY is 1.
				To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.
13, 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11, 10	MBW[1:0]	00	R/W	CFIFO Port Access Bit Width
				Specifies the bit width for accessing the CFIFO port.
				00: 8-bit width
				01: 16-bit width
				10: 32-bit width
				11: Setting prohibited
				When the selected pipe is in the receiving direction, once reading data is started after setting these bits, these bits should not be modified until all the data has been read.
				When the selected pipe is in the receiving direction, set the CURPIPE and MBW bits simultaneously.
				When the selected pipe is in the transmitting direction, the bit width cannot be changed from the 8-bit width to the 16-/32-bit width or from the 16-bit width to the 32-bit width while data is being written to the buffer memory.
				The odd number of bytes can also be written through byte-access control even when 8- or 16-bit width is selected.



Section 17 U	SB 2.0 Host/Function	Module (USB)
--------------	----------------------	--------------

Bit	Bit Name	Initial Value	R/W	Description
9		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	BIGEND	0	R/W	CFIFO Port Endian Control
				Specifies the byte endian for the CFIFO port.
				0: Little endian
				1: Big endian
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	ISEL	0	R/W	CFIFO Port Access Direction When DCP is Selected
				0: Reading from the buffer memory is selected
				1: Writing to the buffer memory is selected
				After writing to this bit with the DCP being a selected pipe, read this bit to check that the written value agrees with the read value before proceeding to the next process.
				Even if an attempt is made to modify the setting of this bit during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective thus enabling continuous access.
				Set this bit and the CURPIPE bits simultaneously.
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description				
3 to 0	CURPIPE[3:0]	0000	R/W	CFIFO Port Access Pipe Specification				
				Specifies the pipe number using which data is read or written through the CFIFO port.				
				0000: DCP				
				0001: Pipe 1				
				0010: Pipe 2				
				0011: Pipe 3				
				0100: Pipe 4				
				0101: Pipe 5				
				0110: Pipe 6				
				0111: Pipe 7				
				1000: Pipe 8				
				1001: Pipe 9				
				Other than above: Setting prohibited				
	A th b			After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.				
				Do not set the same pipe number to the CURPIPE bits in CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.				
				Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective thus enabling continuous access.				

Note: * Only 0 can be read.



(2) D0FIFOSEL, D1FIFOSEL

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RCNT	REW	DCLRM	DREQE	MBW	/[1:0]	—	BIG END	_	—	—	—		CURPIE	PE[3:0]	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W*	R/W	R/W	R/W	R/W	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
15	RCNT	0	B/W	Read Count Mode				
-	-	-		Specifies the read mode for the value in the DTLN bits in DnFIFOCTR.				
				 The DTLN bit is cleared when all of the receive data has been read from the DnFIFO. 				
				(In double buffer mode, the DTLN bit value is cleared when all the data has been read from a single plane.)				
				 The DTLN bit is decremented when the receive data is read from the DnFIFO. 				
				When accessing DnFIFO with the BFRE bit set to 1, set this bit to 0.				
14	REW	0	R/W*	Buffer Pointer Rewind				
				Specifies whether or not to rewind the buffer pointer.				
				0: The buffer pointer is not rewound.				
				1: The buffer pointer is rewound.				
				When the selected pipe is in the receiving direction, setting this bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently- read FIFO buffer plane from the first data is allowed).				
				Do not set REW to 1 simultaneously with modifying the CURPIPE bits. Before setting REW to 1, be sure to check that FRDY is 1.				
				When accessing DnFIFO with the BFRE bit set to 1, do not set this bit to 1 in the state in which the short packet data has been read out.				
				To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.				
Bit	Bit Name	Initial Value	R/W	Description				
-----	----------	------------------	-----	--				
13	DCLRM	0	R/W	Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read				
				Enables or disables the buffer memory to be cleared automatically after data has been read out using the selected pipe.				
				0: Auto buffer clear mode is disabled.				
				1: Auto buffer clear mode is enabled.				
				With this bit set to 1, this module sets BCLR to 1 for the FIFO buffer of the selected pipe on receiving a zero-length packet while the FIFO buffer assigned to the selected pipe is empty, or on receiving a short packet and reading the data while BFRE is 1.				
				When using this module with the BRDYM bit set to 1, set this bit to 0.				
12	DREQE	0	R/W	DMA Transfer Request Enable				
				Enables or disables the DMA transfer request to be issued.				
				0: Request disabled				
				1: Request enabled				
				Before setting this bit to 1 to enable the DMA transfer request to be issued, set the CURPIPE bits.				
				Before modifying the CURPIPE bit setting, set this bit to 0.				



-		Initial	-	• • • •
Bit	Bit Name	Value	R/W	Description
11, 10	MBW[1:0]	All 0	R/W	FIFO Port Access Bit Width
				Specifies the bit width for accessing the DnFIFO port.
				00: 8-bit width
				01: 16-bit width
				10: 32-bit width
				11: Setting prohibited
				When the selected pipe is in the receiving direction, once reading data is started after setting these bits, these bits should not be modified until all the data has been read.
				When the selected pipe is in the receiving direction, set the CURPIPE and MBW bits simultaneously.
				When the selected pipe is in the transmitting direction, the bit width cannot be changed from the 8-bit width to the 16-/32-bit width or from the 16-bit width to the 32-bit width while data is being written to the buffer memory.
				The odd number of bytes can be written through byte-access control even when 8- or 16-bit width is selected.
9		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	BIGEND	0	R/W	FIFO Port Endian Control
				Specifies the byte endian for the DnFIFO port.
				0: Little endian
				1: Big endian
7 to 4	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	CURPIPE[3:0]	0000	R/W	FIFO Port Access Pipe Specification
				Specifies the pipe number using which data is read or written through the D0FIFO/D1FIFO port.
				0000: No pipe specified
				0001: Pipe 1
				0010: Pipe 2
				0011: Pipe 3
				0100: Pipe 4
				0101: Pipe 5
				0110: Pipe 6
				0111: Pipe 7
				1000: Pipe 8
				1001: Pipe 9
				Other than above: Setting prohibited
				After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.
				Do not set the same pipe number to the CURPIPE bits in CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.
				Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective thus enabling continuous access.

Note: * Only 0 can be read.

17.3.9 FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR)

CFIFOCTR, D0FIFOCTR and D1FIFOCTR are registers that determine whether or not writing to the buffer memory has been finished, the buffer accessed from the CPU has been cleared, and the FIFO port is accessible. CFIFOCTR, D0FIFOCTR, and D1FIFOCTR are used for the corresponding FIFO ports.

Section 17	USB 2.0 Host/Function Module (I	JSB)
------------	---------------------------------	------

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BVAL	BCLR	FRDY	—						DTLN	[11:0]					
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W*2	2 R/W*1	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	BVAL	0	R/W * ²	Buffer Memory Valid Flag
				This bit should be set to 1 when data has been completely written to the FIFO buffer on the CPU side for the pipe selected using the CURPIPE bits (selected pipe).
				0: Invalid
				1: Writing ended
				When the selected pipe is in the transmitting direction, set this bit to 1 in the following cases. Then, this module switches the FIFO buffer from the CPU side to the SIE side, enabling transmission.
				• To transmit a short packet, set this bit to 1 after data has been written.
				• To transmit a zero-length packet, set this bit to 1 before data is written to the FIFO buffer.
				• Set this bit to 1 after the number of data bytes has been written for the pipe in continuous transfer mode, where the number is a natural integer multiple of the maximum packet size and less than the buffer size.
				When the data of the maximum packet size has been written for the pipe in continuous transfer mode, this module sets this bit to 1 and switches the FIFO buffer from the CPU side to the SIE side, enabling transmission.
				Writing 1 to this bit should be done while FRDY indicates 1 (set by this module).
				When the selected pipe is in the receiving direction, do not set this bit to 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
14	BCLR	0	R/W*1	CPU Buffer Clear
				This bit should be set to 1 to clear the FIFO buffer on the CPU side for the selected pipe.
				0: Invalid
				1: Clears the buffer memory on the CPU side.
				When double buffer mode is set for the FIFO buffer assigned to the selected pipe, this module clears only one plane of the FIFO buffer even when both planes are read-enabled.
				When the selected pipe is the DCP, setting BCLR to 1 allows this module to clear the FIFO buffer regardless of whether the FIFO buffer is on the CPU side or SIE side. To clear the buffer on the SIE side, set the PID bits for the DCP to NAK before setting BCLR to 1.
				When the selected pipe is in the transmitting direction, if 1 is written to BVAL and BCLR bits simultaneously, this module clears the data that has been written before it, enabling transmission of a zero-length packet.
				When the selected pipe is not the DCP, writing 1 to this bit should be done while FRDY indicates 1 (set by this module).
13	FRDY	0	R	FIFO Port Ready
				Indicates whether the FIFO port can be accessed by the CPU (DMAC).
				0: FIFO port access is disabled.
				1: FIFO port access is enabled.
				In the following cases, this module sets FRDY to 1 but data cannot be read via the FIFO port because there is no data to be read. In these cases, set BCLR to 1 to clear the FIFO buffer, and enable transmission and reception of the next data.
				 A zero-length packet is received when the FIFO buffer assigned to the selected pipe is empty.
				 A short packet is received and the data is completely read while BFRE is 1.

Bit	Bit Name	Initial Value	R/W	Description
12	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11 to 0	DTLN[11:0]	H'000	R	Receive Data Length
				Indicates the length of the receive data.
				While the FIFO buffer is being read, these bits indicate the different values depending on the RCNT bit value as described below.
				• RCNT = 0:
				This module sets these bits to indicate the length of the receive data until the CPU (DMAC) has read all the received data from a single FIFO buffer plane.
				While BFRE is 1, these bits retain the length of the receive data until BCLR is set to 1 even after all the data has been read.
				• RCNT = 1:
				This module decrements the value indicated by these bits each time data is read from the FIFO buffer. (The value is decremented by one when MBW is 0, and by two when MBW is 1.)
		This module has been re in double bu one FIFO bu read from th to indicate th former plane the latter pla	This module sets these bits to 0 when all the data has been read from one FIFO buffer plane. However, in double buffer mode, if data has been received in one FIFO buffer plane before all the data has been read from the other plane, this module sets these bits to indicate the length of the receive data in the former plane when all the data has been read from the latter plane.	
				When RCNT is 1, reading these bits while the FIFO buffer is being read returns the latest value within 150 ns after the FIFO port read cycle.

RENESAS

Notes: 1. Only 0 can be read and 1 can be written to.

2. Only 1 can be written to.

17.3.10 Interrupts Enable Register 0 (INTENB0)

INTENB0 is a register that specifies the various interrupt masks. On detecting the interrupt corresponding to the bit in this register to which software has set 1, this module generates the USB interrupt.

This module sets 1 to each status bit in INTSTS0 when a detection condition of the corresponding interrupt source has been satisfied regardless of the set value in INTENB0 (regardless of whether the interrupt output is enabled or disabled).

While the status bit in INTSTS0 corresponding to the interrupt source indicates 1, this module generates the USB interrupt when software modifies the corresponding interrupt enable bit in INTENB0 from 0 to 1.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VBSE	RSME	SOFE	DVSE	CTRE	BEMPE	NRDYE	BRDYE	—	—	—	—	—	—	—	—
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	VBSE	0	R/W	VBUS Interrupts Enable
				Enables or disables the USB interrupt output when the VBINT interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
14	RSME	0	R/W	Resume Interrupts Enable
				Enables or disables the USB interrupt output when the RESM interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled



D !/	Dit Nama	Initial	D /4/	Description
BIt	Bit Name	value	R/W	Description
13	SOFE	0	R/W	Frame Number Update Interrupts Enable
				Enables or disables the USB interrupt output when the SOFR interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
12	DVSE	0	R/W	Device State Transition Interrupts Enable*
				Enables or disables the USB interrupt output when the DVST interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
11	CTRE	0	R/W	Control Transfer Stage Transition Interrupts Enable*
				Enables or disables the USB interrupt output when the CTRT interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
10	BEMPE	0	R/W	Buffer Empty Interrupts Enable
				Enables or disables the USB interrupt output when the BEMP interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
9	NRDYE	0	R/W	Buffer Not Ready Response Interrupts Enable
				Enables or disables the USB interrupt output when the NRDY interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled

Bit	Bit Name	Initial Value	R/W	Description
8	BRDYE	0	R/W	Buffer Ready Interrupts Enable
				Enables or disables the USB interrupt output when the BRDY interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
7 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: * The RSME, DVSE, and CTRE bits can be set to 1 only when the function controller function is selected; do not set these bits to 1 to enable the corresponding interrupt output when the host controller function is selected.

17.3.11 Interrupt Enable Register 1 (INTENB1)

INTENB1 is a register that specifies the various interrupt masks when the host controller function is selected. On detecting the interrupt corresponding to the bit in this register to which software has set 1, this module generates the USB interrupt.

This module sets 1 to each status bit in INTSTS1 when a detection condition of the corresponding interrupt source has been satisfied regardless of the set value in INTENB1 (regardless of whether the interrupt output is enabled or disabled).

While the status bit in INTSTS1 corresponding to the interrupt source indicates 1, this module generates the USB interrupt when software modifies the corresponding interrupt enable bit in INTENB1 from 0 to 1.

When the function controller function is selected, the interrupts should not be enabled. This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	BCHGE	—	DTCHE	ATT CHE	-	—	—	_	EOF ERRE	SIGNE	SACKE	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	BCHGE	0	R/W	USB Bus Change Interrupt Enable
				Enables or disables the USB interrupt output when the BCHG interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	DTCHE	0	R/W	Disconnection Detection Interrupt Enable
				Enables or disables the USB interrupt output when the DTCH interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
11	ATTCHE	0	R/W	Connection Detection Interrupt Enable
				Enables or disables the USB interrupt output when the ATTCH interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
10 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	EOFERRE	0	R/W	EOF Error Detection Interrupt Enable
				Enables or disables the USB interrupt output when the EOFERR interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
5	SIGNE	0	R/W	Setup Transaction Error Interrupt Enable
				Enables or disables the USB interrupt output when the SIGN interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled

Section 17 USB 2.0 Host/Function Module (USB)

Bit	Bit Name	Initial Value	R/W	Description
4	SACKE	0	R/W	Setup Transaction Normal Response Interrupt Enable
				Enables or disables the USB interrupt output when the SACK interrupt is detected.
				0: Interrupt output disabled
				1: Interrupt output enabled
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: The INTENB1 register bits can be set to 1 only when the host controller function is selected; do not set these bits to 1 to enable the corresponding interrupt output when the function controller function is selected.

17.3.12 BRDY Interrupt Enable Register (BRDYENB)

BRDYENB is a register that enables or disables the BRDY bit in INTSTS0 to be set to 1 when the BRDY interrupt is detected for each pipe.

On detecting the BRDY interrupt for the pipe corresponding to the bit in this register to which software has set 1, this module sets 1 to the corresponding PIPEBRDY bit in BRDYSTS and the BRDY bit in INTSTSO, and generates the BRDY interrupt.

While at least one PIPEBRDY bit in BRDYSTS indicates 1, this module generates the BRDY interrupt when software modifies the corresponding interrupt enable bit in BRDYENB from 0 to 1.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	_	—	—	—	PIPE9 BRDYE	PIPE8 BRDYE	PIPE7 BRDYE	PIPE6 BRDYE	PIPE5 BRDYE	PIPE4 BRDYE	PIPE3 BRDYE	PIPE2 BRDYE	PIPE1 BRDYE	PIPE0 BRDYE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									

Section 17	USB 2.0 Host/Function	Module (USB)	
------------	-----------------------	--------------	--

D:4	Dit Nome	Initial		Description
BIt	Bit Name	value	R/W	Description
15 to 10		All 0	К	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BRDYE	0	R/W	BRDY interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8BRDYE	0	R/W	BRDY interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7BRDYE	0	R/W	BRDY interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled
6	PIPE6BRDYE	0	R/W	BRDY interrupt Enable for PIPE6
				0: Interrupt output disabled
				1: Interrupt output enabled
5	PIPE5BRDYE	0	R/W	BRDY interrupt Enable for PIPE5
				0: Interrupt output disabled
				1: Interrupt output enabled
4	PIPE4BRDYE	0	R/W	BRDY interrupt Enable for PIPE4
				0: Interrupt output disabled
				1: Interrupt output enabled
3	PIPE3BRDYE	0	R/W	BRDY interrupt Enable for PIPE3
				0: Interrupt output disabled
				1: Interrupt output enabled
2	PIPE2BRDYE	0	R/W	BRDY interrupt Enable for PIPE2
				0: Interrupt output disabled
				1: Interrupt output enabled

Bit	Bit Name	Initial Value	R/W	Description
1	PIPE1BRDYE	0	R/W	BRDY interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0BRDYE	0	R/W	BRDY interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

17.3.13 NRDY Interrupt Enable Register (NRDYENB)

NRDYENB is a register that enables or disables the NRDY bit in INTSTS0 to be set to 1 when the NRDY interrupt is detected for each pipe.

On detecting the NRDY interrupt for the pipe corresponding to the bit in this register to which software has set 1, this module sets 1 to the corresponding PIPENRDY bit in NRDYSTS and the NRDY bit in INTSTSO, and generates the NRDY interrupt.

While at least one PIPENRDY bit in NRDYSTS indicates 1, this module generates the NRDY interrupt when software modifies the corresponding interrupt enable bit in NRDYENB from 0 to 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	-	_	_	—	_	PIPE9 NRDYE	PIPE8 NRDYE	PIPE7 NRDYE	PIPE6 NRDYE	PIPE5 NRDYE	PIPE4 NRDYE	PIPE3 NRDYE	PIPE2 NRDYE	PIPE1 NRDYE	PIPE0 NRDYE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									



Section 17	USB 2.0 Host/Function	Module (USB)	
------------	-----------------------	--------------	--

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9NRDYE	0	R/W	NRDY Interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8NRDYE	0	R/W	NRDY Interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7NRDYE	0	R/W	NRDY Interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled
6	PIPE6NRDYE	0	R/W	NRDY Interrupt Enable for PIPE6
				0: Interrupt output disabled
				1: Interrupt output enabled
5	PIPE5NRDYE	0	R/W	NRDY Interrupt Enable for PIPE5
				0: Interrupt output disabled
				1: Interrupt output enabled
4	PIPE4NRDYE	0	R/W	NRDY Interrupt Enable for PIPE4
				0: Interrupt output disabled
				1: Interrupt output enabled
3	PIPE3NRDYE	0	R/W	NRDY Interrupt Enable for PIPE3
				0: Interrupt output disabled
				1: Interrupt output enabled
2	PIPE2NRDYE	0	R/W	NRDY Interrupt Enable for PIPE2
				0: Interrupt output disabled
				1: Interrupt output enabled

Bit	Bit Name	Initial Value	R/W	Description
1	PIPE1NRDYE	0	R/W	NRDY Interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0NRDYE	0	R/W	NRDY Interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

17.3.14 BEMP Interrupt Enable Register (BEMPENB)

BEMPENB is a register that enables or disables the BEMP bit in INTSTS0 to be set to 1 when the BEMP interrupt is detected for each pipe.

On detecting the BEMP interrupt for the pipe corresponding to the bit in this register to which software has set 1, this module sets 1 to the corresponding PIPEBEMP bit in BEMPSTS and the BEMP bit in INTSTSO, and generates the BEMP interrupt.

While at least one PIPEBEMP bit in BEMPSTS indicates 1, this module generates the BEMP interrupt when software modifies the corresponding interrupt enable bit in BEMPENB from 0 to 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	—	—	—	—	—	PIPE9 BEMPE	PIPE8 BEMPE	PIPE7 BEMPE	PIPE6 BEMPE	PIPE5 BEMPE	PIPE4 BEMPE	PIPE3 BEMPE	PIPE2 BEMPE	PIPE1 BEMPE	PIPE0 BEMPE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									



Section 17 USB 2.0 Host/Function M	Module (USB)
------------------------------------	--------------

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BEMPE	0	R/W	BEMP Interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8BEMPE	0	R/W	BEMP Interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7BEMPE	0	R/W	BEMP Interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled
6	PIPE6BEMPE	0	R/W	BEMP Interrupt Enable for PIPE6
				0: Interrupt output disabled
				1: Interrupt output enabled
5	PIPE5BEMPE	0	R/W	BEMP Interrupt Enable for PIPE5
				0: Interrupt output disabled
				1: Interrupt output enabled
4	PIPE4BEMPE	0	R/W	BEMP Interrupt Enable for PIPE4
				0: Interrupt output disabled
				1: Interrupt output enabled
3	PIPE3BEMPE	0	R/W	BEMP Interrupt Enable for PIPE3
				0: Interrupt output disabled
				1: Interrupt output enabled
2	PIPE2BEMPE	0	R/W	BEMP Interrupt Enable for PIPE2
				0: Interrupt output disabled
				1: Interrupt output enabled
1	PIPE1BEMPE	0	R/W	BEMP Interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0BEMPE	0	R/W	BEMP Interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

17.3.15 SOF Control Register (SOFCFG)

SOFCFG is a register that specifies the transaction-enabled time and BRDY interrupt status clear timing.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	—	—	—	_	—	—	TRNEN SEL	—	BRDYM	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R	R/W	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	TRNENSEL	0	R/W	Transaction-Enabled Time Select
				Selects the transaction-enabled time either for full- or low-speed communication, where is the time in which this module issues tokens in a frame via the port.
				0: For non-low-speed communication
				1: For low-speed communication
				This bit is valid only when the host controller function is selected. Even when the host controller function is selected, the setting of this bit has no effect on the transaction-enabled time during high-speed communication.
				This bit should be set to 0 when the function controller function is selected.
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description							
6	BRDYM	0	R/W	BRDY Interrupt Status Clear Timing for each Pipe							
				Specifies the timing for clearing the BRDY interrupt status for each pipe.							
				0: Software clears the status.							
				1: This module clears the status when data has been read from the FIFO buffer or data has been written to the FIFO buffer.							
5		0*	R	Reserved							
				This bit is reserved. The previously read value should be written to this bit.							
				Note: Although this bit is initialized to 0 by a power- on reset, be sure to set this bit to 1 using the initialization routine of this module.							
4 to 0	_	All 0	R	Reserved							
				These bits are always read as 0. The write value should always be 0.							
Nata		ia hit ia initi	dized to	O hu a namer an reast, he sure to get this hit to 1 using							

Note: * Although this bit is initialized to 0 by a power-on reset, be sure to set this bit to 1 using the initialization routine of this module.



17.3.16 Interrupt Status Register 0 (INTSTS0)

INTSTS0 is a register that indicates the status of the various interrupts detected.

This register is initialized by a power-on reset. By a USB bus reset, the DVSQ2 to DVSQ0 bits are initialized.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VBINT	RESM	SOFR	DVST	CTRT	BEMP	NRDY	BRDY	VBSTS		DVSQ[2:0]		VALID		CTSQ[2:0]	
Initial value	: 0	0	0	0	0	0	0	0	*3	*2	*2	*2	0	0	0	0
R/W	: R/W*7	R/W*7	R/W*7	R/W*7	R/W*7	R	R	R	R	R	B	R	R/W*7	R	B	R

		Initial								
Bit	Bit Name	Value	R/W	Description						
15	VBINT	0	R/W*7	VBUS Interrupt Status*4*5						
				0: VBUS interrupts not generated						
				1: VBUS interrupts generated						
				This module sets this bit to 1 on detecting a level change (high to low or low to high) in the VBUS pin input value. This module sets the VBSTS bit to indicate the VBUS pin input value. When the VBUS interrupt is generated, use software to repeat reading the VBSTS bit until the same value is read three or more times, and eliminate chattering.						
14	RESM	0	R/W*7	Resume Interrupt Status*4*5*6						
				0: Resume interrupts not generated						
				1: Resume interrupts generated						
				When the function controller function is selected, this module sets this bit to 1 on detecting the falling edge of the signal on the DP pin in the suspended state $(DVSQ = 1XX)$.						
				When the host controller function is selected, the read value is invalid.						



Bit	Bit Name	Initial Value	R/W	Description
13	SOFR	0	R/W*7	Frame Number Refresh Interrupt Status*4
Bit Bit 13 SO 12 DV 11 CT				0: SOF interrupts not generated
				1: SOF interrupts generated
				(1) When the host controller function is selected
				This module sets this bit to 1 on updating the frame number when software has set the UACT bit to 1. (This interrupt is detected every 1 ms.)
				(2) When the function controller function is selected
				This module sets this bit to 1 on updating the frame number. (This interrupt is detected every 1 ms.)
				This module can detect an SOFR interrupt through the internal interpolation function even when a damaged SOF packet is received from the USB host.
12	DVST	0/1 * ¹	R/W*7	Device State Transition Interrupt Status*4*6
				0: Device state transition interrupts not generated
				1: Device state transition interrupts generated
				When the function controller function is selected, this module updates the DVSQ value and sets this bit to 1 on detecting a change in the device state.
				When this interrupt is generated, clear the status before this module detects the next device state transition.
				When the host controller function is selected, the read value is invalid.
11	CTRT	0	R/W * ⁷	Control Transfer Stage Transition Interrupt Status*4*6
				0: Control transfer stage transition interrupts not generated
				1: Control transfer stage transition interrupts generated
				When the function controller function is selected, this module updates the CTSQ value and sets this bit to 1 on detecting a change in the control transfer stage.
				When this interrupt is generated, clear the status before this module detects the next control transfer stage transition.
				When the host controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
10	BEMP	0	B	Buffer Empty Interrupt Status
	DEIM	Ū		0: BEMP interrupts not generated
				1: BEMP interrupts generated
				This module sets this bit to 1 when at least one PIPEBEMP bit in BEMPSTS is set to 1 among the PIPEBEMP bits corresponding to the PIPEBEMPE bits in BEMPENB to which 1 has been set (when this module detects the BEMP interrupt status in at least one pipe among the pipes for which software enables the BEMP interrupt output).
				For the conditions for PIPEBEMP status assertion, refer to (3) BEMP Interrupts under section 17.4.2, Interrupt Functions.
				This module clears this bit to 0 when software writes 0 to all the PIPEBEMP bits corresponding to the PIPEBEMPE bits to which 1 has been set.
				This bit cannot be cleared to 0 even if software writes 0 to this bit.
9	NRDY	0	R	Buffer Not Ready Interrupt Status
				0: NRDY interrupts not generated
				1: NRDY interrupts generated
				This module sets this bit to 1 when at least one PIPENRDY bit in NRDYSTS is set to 1 among the PIPENRDY bits corresponding to the PIPENRDYE bits in NRDYENB to which 1 has been set (when this module detects the NRDY interrupt status in at least one pipe among the pipes for which software enables the NRDY interrupt output).
				For the conditions for PIPENRDY status assertion, refer to (2) NRDY Interrupts under section 17.4.2, Interrupt Functions.
				This module clears this bit to 0 when software writes 0 to all the PIPENRDY bits corresponding to the PIPENRDYE bits to which 1 has been set.
				This bit cannot be cleared to 0 even if software writes 0 to this bit.

Rit	Rit Namo	Initial Value	R/W	Description
0		Value		
0	DRUT	0	п	
				Indicates the BRDY interrupt status.
				0: BRDY interrupts not generated
				1: BRDY interrupts generated
				This module sets this bit to 1 when at least one PIPEBRDY bit in BRDYSTS is set to 1 among the PIPEBRDY bits corresponding to the PIPEBRDYE bits in BRDYENB to which 1 has been set (when this module detects the BRDY interrupt status in at least one pipe among the pipes for which software enables the BRDY interrupt output).
				For the conditions for PIPEBRDY status assertion, refer to (1) BRDY Interrupts under section 17.4.2, Interrupt Functions.
				This module clears this bit to 0 when software writes 0 to all the PIPEBRDY bits corresponding to the PIPEBRDYE bits to which 1 has been set.
				This bit cannot be cleared to 0 even if software writes 0 to this bit.
7	VBSTS	0/ 1 * ³	R	VBUS Input Status
				0: The VBUS pin is low level.
				1: The VBUS pin is high level.
6 to 4	DVSQ[2:0]	000/001* ²	R	Device State
				000: Powered state
				001: Default state
				010: Address state
				011: Configured state
				1xx: Suspended state
				When the host controller function is selected, the read value is invalid.

Rit	Rit Namo	Initial Value	R/W	Description
		Value		
3	VALID	0	R/W*'	USB Request Reception
				0: Not detected
				1: Setup packet reception
				When the host controller function is selected, the read value is invalid.
2 to 0	CTSQ[2:0]	000	R	Control Transfer Stage
				000: Idle or setup stage
				001: Control read data stage
				010: Control read status stage
				011: Control write data stage
				100: Control write status stage
				101: Control write (no data) status stage
				110: Control transfer sequence error
				111: Setting prohibited
				When the host controller function is selected, the read value is invalid.

Notes: 1. This bit is initialized to B'0 by a power-on reset and B'1 by a USB bus reset.

- 2. These bits are initialized to B'000 by a power-on reset and B'001 by a USB bus reset.
- 3. This bit is initialized to 0 when the level of the VBUS pin input is high and 1 when low.
- 4. To clear the VBINT, RESM, SOFR, DVST, or CTRT bit, write 0 only to the bits to be cleared; write 1 to the other bits. Do not write 0 to the status bits indicating 0.
- 5. A change in the status indicated by the VBINT and RESM bits can be detected even while the clock supply is stopped (while SCKE is 0), and the interrupts are output when the corresponding interrupt enable bits are enabled. Clearing the status through software should be done after enabling the clock supply.
- 6. A change in the status of the RESM, DVST, and CTRT bits occur only when the function controller function is selected; disable the corresponding interrupt enable bits (set to 0) when the function controller function is selected.
- 7. Only 0 can be written to.



17.3.17 Interrupt Status Register 1 (INTSTS1)

INTSTS1 is a register that is used to confirm interrupt status.

Interrupt generation can be confirmed simply by referencing one of the registers: INTSTS0 when the function controller function is selected and INTSTS1 when the host controller function is selected.

The various interrupts indicated by the bits in this register should be enabled only when the host controller function is selected.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	BCHG	—	DTCH	ATTCH	—	—	—	_	EOF ERR	SIGN	SACK	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W*1	R	R/W*1	R/W*1	R	R	R	R	R/W*1	R/W*1	R/W*1	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	BCHG	0	R/W * ¹	USB Bus Change Interrupt Status
				Indicates the status of the USB bus change interrupt.
				0: BCHG interrupts not generated
				1: BCHG interrupts generated
				This module detects the BCHG interrupt when a change in the full-speed or low-speed signal level occurs on the USB port (a change from J-state, K-state, or SE0 to J-state, K-state, or SE0), and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the interrupt.
				This module sets the LNST bits in SYSSTS0 to indicate the current input state of the USB port. When the BCHG interrupt is generated, use software to repeat reading the LNST bits until the same value is read three or more times, and eliminate chattering.
				A change in the USB bus state can be detected even while the internal clock supply is stopped.
				When the function controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	DTCH	0	R/W*1	USB Disconnection Detection Interrupt Status
				Indicates the status of the USB disconnection detection interrupt when the host controller function is selected.
				0: DTCH interrupts not generated
				1: DTCH interrupts generated
				This module detects the DTCH interrupt on detecting USB bus disconnection, and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the interrupt. This module detects bus disconnection based on USB Specification 2.0.
	After detecting the DTCH inte controls hardware as describ the set value of the correspo Software should terminate al communications are currently port and make a transition to connection to the USB port (interrupt generation).	After detecting the DTCH interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Software should terminate all the pipes in which communications are currently carried out for the USB port and make a transition to the wait state for bus connection to the USB port (wait state for ATTCH interrupt generation).		
			• Modifies the UACT bit for the port in which a DTCH interrupt has been detected to 0.	
				• Puts the port in which a DTCH interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.



Dir	Dit Name	Initial	D // //	Description
BIT	Bit Name	value	R/W	Description
11	ATTCH	0	R/W* ¹	ATTCH Interrupt Status
				Indicates the status of the ATTCH interrupt when the host controller function is selected.
				0: ATTCH interrupts not generated
				1: ATTCH interrupts generated
				This module detects the ATTCH interrupt on detecting J-state or K-state of the full-speed or low-speed level signal for 2.5 μ s, and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the interrupt.
				Specifically, this module detects the ATTCH interrupt on any of the following conditions.
				 K-state, SE0, or SE1 changes to J-state, and J- state continues 2.5 μs.
				 J-state, SE0, or SE1 changes to K-state, and K- state continues 2.5 μs.
				When the function controller function is selected, the read value is invalid.
10 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
6	EOFERR	0	R/W*1	EOF Error Detection Interrupt Status
				Indicates the status of the EOFERR interrupt when the host controller function is selected.
				0: EOFERR interrupt not generated
				1: EOFERR interrupt generated
				This module detects the EOFERR interrupt on detecting that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0, and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the EOFERR interrupt.
				After detecting the EOFERR interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Software should terminate all the pipes in which communications are currently carried for the USB port and perform re-enumeration of the USB port.
				 Modifies the UACT bit for the port in which an EOFERR interrupt has been detected to 0.
				• Puts the port in which an EOFERR interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.



Bit	Bit Name	Initial Value	R/W	Description
5	SIGN	0	R/W * ¹	Setup Transaction Error Interrupt Status
				Indicates the status of the setup transaction error interrupt when the host controller function is selected.
				0: SIGN interrupts not generated
				1: SIGN interrupts generated
				This module detects the SIGN interrupt when ACK response is not returned from the peripheral device three consecutive times during the setup transactions issued by this module, and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the SIGN interrupt.
				Specifically, this module detects the SIGN interrupt when any of the following response conditions occur for three consecutive setup transactions.
				• Timeout is detected when the peripheral device has returned no response.
				A damaged ACK packet is received.
				 A handshake other than ACK (NAK, NYET, or STALL) is received.
				When the function controller function is selected, the read value is invalid.
4	SACK	0	R/W * ¹	Setup Transaction Normal Response Interrupt Status
				Indicates the status of the setup transaction normal response interrupt when the host controller function is selected.
				0: SACK interrupts not generated
				1: SACK interrupts generated
				This module detects the SACK interrupt when ACK response is returned from the peripheral device during the setup transactions issued by this module, and sets this bit to 1. Here, if software has set the corresponding interrupt enable bit to 1, this module generates the SACK interrupt.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Notes: 1. To clear the status indicated by the bits in this register, write 0 only to the bits to be cleared; write 1 to the other bits.

 A change in the status indicated by the BCHG bit can be detected even while the clock supply is stopped (while SCKE is 0), and the interrupt is output when the corresponding interrupt enable bit is enabled. Clearing the status through software should be done after enabling the clock supply.

No interrupts other than BCHG can be detected while the clock supply is stopped (while SCKE is 0).



17.3.18 BRDY Interrupt Status Register (BRDYSTS)

BRDYSTS is a register that indicates the BRDY interrupt status for each pipe.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	PIPE9 BRDY	PIPE8 BRDY	PIPE7 BRDY	PIPE6 BRDY	PIPE5 BRDY	PIPE4 BRDY	PIPE3 BRDY	PIPE2 BRDY	PIPE1 BRDY	PIPE0 BRDY
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	B	R	R	B	R	R	R/W*1									

15 to 10 — All 0 R Reserved 15 to 10 — All 0 R Reserved 7 PIPE9BRDY 0 R/W*1 BRDY Interrupt Status for PIPE9*2 0: Interrupts not generated 1: Interrupts generated 8 PIPE8BRDY 0 R/W*1 BRDY Interrupt Status for PIPE8*2 0: Interrupts generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts generated 1: Interrupts generated 1: Interrupt status for PIPE6*2 0: Interrupt status for PIPE6*2 0: Interrupt Status for PIPE6*2 0: Interrupt status for PIPE5*2 0: Interrupt status for PIPE5*2 0: Interrupts generated 1: Interrupt status for PIPE4*2 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2	Bit	Bit Name	Initial Value	R/W	Description
9 PIPE9BRDY 0 R/W*1 BRDY Interrupt Status for PIPE9*2 9 PIPE9BRDY 0 R/W*1 BRDY Interrupt Status for PIPE9*2 0: Interrupts not generated 1: Interrupts generated 8 PIPE8BRDY 0 R/W*1 BRDY Interrupt Status for PIPE8*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 5 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated <td>15 to 10</td> <td>_</td> <td>All 0</td> <td>R</td> <td>Reserved</td>	15 to 10	_	All 0	R	Reserved
9 PIPE9BRDY 0 R/W*1 BRDY Interrupt Status for PIPE9*2 0: Interrupts not generated 1: Interrupts not generated 8 PIPE8BRDY 0 R/W*1 BRDY Interrupt Status for PIPE8*2 0: Interrupts not generated 1: Interrupts not generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W					These bits are always read as 0. The write value should always be 0.
0: Interrupts not generated 1: Interrupts generated 8 PIPE8BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE8* ² 0: Interrupts not generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE7* ² 0: Interrupts generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE7* ² 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE6* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupt status for PIPE4* ² 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts not genera	9	PIPE9BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE9* ²
1: Interrupts generated 8 PIPE8BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE8* ² 0: Interrupts not generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE7* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE6* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated <td></td> <td></td> <td></td> <td></td> <td>0: Interrupts not generated</td>					0: Interrupts not generated
8 PIPE8BRDY 0 R/W*1 BRDY Interrupt Status for PIPE8*2 0: Interrupts not generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts not generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts gener					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts not generated	8	PIPE8BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE8* ²
1: Interrupts generated 7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts not generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated					0: Interrupts not generated
7 PIPE7BRDY 0 R/W*1 BRDY Interrupt Status for PIPE7*2 0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 6 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts not generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated 6 PIPE6BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE6* ² 0: Interrupts not generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated	7 PIPE7BRDY		0	R/W* ¹	BRDY Interrupt Status for PIPE7*2
1: Interrupts generated 6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated					0: Interrupts not generated
6 PIPE6BRDY 0 R/W*1 BRDY Interrupt Status for PIPE6*2 0: Interrupts not generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W*1 BRDY Interrupt Status for PIPE5*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W*1 BRDY Interrupt Status for PIPE4*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated 5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated	6	PIPE6BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE6* ²
1: Interrupts generated 5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated					0: Interrupts not generated
5 PIPE5BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE5* ² 0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ 3 PIPE3BRDY 0 R/W* ¹ 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 0: Interrupts generated 1: Interrupts generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated	5	PIPE5BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE5* ²
1: Interrupts generated 4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated					0: Interrupts not generated
4 PIPE4BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE4* ² 0: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 0: Interrupts not generated 1: Interrupts not generated 1: Interrupts not generated 1: Interrupts generated 1: Interrupts generated					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated 3 PIPE3BRDY 0 R/W*1 BRDY Interrupt Status for PIPE3*2 0: Interrupts not generated 1: Interrupts generated 1: Interrupts generated 1: Interrupts generated	4	PIPE4BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE4* ²
3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts generated					0: Interrupts not generated
3 PIPE3BRDY 0 R/W* ¹ BRDY Interrupt Status for PIPE3* ² 0: Interrupts not generated 1: Interrupts generated					1: Interrupts generated
0: Interrupts not generated 1: Interrupts generated	3	PIPE3BRDY	0	R/W * ¹	BRDY Interrupt Status for PIPE3*2
1: Interrupts generated					0: Interrupts not generated
					1: Interrupts generated



Bit Name	Initial Value	R/W	Description
PIPE2BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE2*2
			0: Interrupts not generated
			1: Interrupts generated
PIPE1BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE1* ²
			0: Interrupts not generated
			1: Interrupts generated
PIPE0BRDY	0	R/W* ¹	BRDY Interrupt Status for PIPE0* ²
			0: Interrupts not generated
			1: Interrupts generated
	Bit Name PIPE2BRDY PIPE1BRDY PIPE0BRDY	Initial ValuePIPE2BRDY0PIPE1BRDY0PIPE0BRDY0	Initial ValueR/WPIPE2BRDY0R/W*1PIPE1BRDY0R/W*1PIPE0BRDY0R/W*1

Notes: 1. When BRDYM is 0, to clear the status indicated by the bits in this register, write 0 only to the bits to be cleared; write 1 to the other bits.

2. When BRDYM is 0, clearing this bit should be done before accessing the FIFO.

17.3.19 NRDY Interrupt Status Register (NRDYSTS)

NRDYSTS is a register that indicates the NRDY interrupt status for each pipe.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	—	—	—	—	—	PIPE9 NRDY	PIPE8 NRDY	PIPE7 NRDY	PIPE6 NRDY	PIPE5 NRDY	PIPE4 NRDY	PIPE3 NRDY	PIPE2 NRDY	PIPE1 NRDY	PIPE0 NRDY
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W*									

te value
it

Section 17	USB 2.0 Host/Function Module (USB)	
------------	------------------------------------	--

Bit	Bit Name	Initial Value	R/W	Description
7	PIPE7NRDY	0	R/W*	NRDY Interrupt Status for PIPE7
				0: Interrupts not generated
				1: Interrupts generated
6	PIPE6NRDY	0	R/W*	NRDY Interrupt Status for PIPE6
				0: Interrupts not generated
				1: Interrupts generated
5	PIPE5NRDY	0	R/W*	NRDY Interrupt Status for PIPE5
				0: Interrupts not generated
				1: Interrupts generated
4	PIPE4NRDY	0	R/W*	NRDY Interrupt Status for PIPE4
				0: Interrupts not generated
				1: Interrupts generated
3	PIPE3NRDY	0	R/W*	NRDY Interrupt Status for PIPE3
				0: Interrupts not generated
				1: Interrupts generated
2	PIPE2NRDY	0	R/W*	NRDY Interrupt Status for PIPE2
				0: Interrupts not generated
				1: Interrupts generated
1	PIPE1NRDY	0	R/W*	NRDY Interrupt Status for PIPE1
				0: Interrupts not generated
				1: Interrupts generated
0	PIPE0NRDY	0	R/W*	NRDY Interrupt Status for PIPE0
				0: Interrupts not generated
				1: Interrupts generated

Note: * To clear the status indicated by the bits in this register, write 0 only to the bits to be cleared; write 1 to the other bits.

17.3.20 BEMP Interrupt Status Register (BEMPSTS)

BEMPSTS is a register that indicates the BEMP interrupt status for each pipe.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	PIPE9 BEMP	PIPE8 BEMP	PIPE7 BEMP	PIPE6 BEMP	PIPE5 BEMP	PIPE4 BEMP	PIPE3 BEMP	PIPE2 BEMP	PIPE1 BEMP	PIPE0 BEMP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	B	B	B	R/W*									

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BEMP	0	R/W*	BEMP Interrupts for PIPE9
				0: Interrupts not generated
				1: Interrupts generated
8	PIPE8BEMP	0	R/W*	BEMP Interrupts for PIPE8
				0: Interrupts not generated
				1: Interrupts generated
7	PIPE7BEMP	0	R/W*	BEMP Interrupts for PIPE7
				0: Interrupts not generated
				1: Interrupts generated
6	PIPE6BEMP	0	R/W*	BEMP Interrupts for PIPE6
				0: Interrupts not generated
				1: Interrupts generated



Section 17	USB 2.0 Host/Function Module (USB)
------------	--------------------------------	------

Bit	Bit Name	Initial Value	R/W	Description
5	PIPE5BEMP	0	R/W*	BEMP Interrupts for PIPE5
				0: Interrupts not generated
				1: Interrupts generated
4	PIPE4BEMP	0	R/W*	BEMP Interrupts for PIPE4
				0: Interrupts not generated
				1: Interrupts generated
3	PIPE3BEMP	0	R/W*	BEMP Interrupts for PIPE3
				0: Interrupts not generated
				1: Interrupts generated
2	PIPE2BEMP	0	R/W*	BEMP Interrupts for PIPE2
				0: Interrupts not generated
				1: Interrupts generated
1	PIPE1BEMP	0	R/W*	BEMP Interrupts for PIPE1
				0: Interrupts not generated
				1: Interrupts generated
0	PIPE0BEMP	0	R/W*	BEMP Interrupts for PIPE0
				0: Interrupts not generated
				1: Interrupts generated

Note: * To clear the status indicated by the bits in this register, write 0 only to the bits to be cleared; write 1 to the other bits.

17.3.21 Frame Number Register (FRMNUM)

FRMNUM is a register that determines the source of isochronous error notification and indicates the frame number.

This register is initialized by a power-on reset.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OVRN	CRCE	_	-	—					FI	RNM[10:	D]				
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:R/W*	R/W*	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	OVRN	0	R/W*	Overrun/Underrun Detection Status
				Indicates whether an overrun/underrun error has been detected in the pipe during isochronous transfer.
				0: No error
				1: An error occurred
				Software can clear this bit to 0 by writing 0 to the bit. Here, 1 should be written to the other bits in this register.
				(1) When the host controller function is selected
				This module sets this bit to 1 on any of the following conditions.
				 For the isochronous transfer pipe in the transmitting direction, the time to issue an OUT token comes before all the transmit data has been written to the FIFO buffer.
				• For the isochronous transfer pipe in the receiving direction, the time to issue an IN token comes when no FIFO buffer planes are empty.
				(2) When the function controller function is selected
				This module sets this bit to 1 on any of the following conditions.
				• For the isochronous transfer pipe in the transmitting direction, the IN token is received before all the transmit data has been written to the FIFO buffer.
				 For the isochronous transfer pipe in the receiving direction, the OUT token is received when no FIFO buffer planes are empty.



Bit	Bit Name	Initial Value	R/W	Description
14	CRCE	0	R/W*	Receive Data Error
				Indicates whether a CRC error or bit stuffing error has been detected in the pipe during isochronous transfer.
				0: No error
				1: An error occurred
				Software can clear this bit to 0 by writing 0 to the bit. Here, 1 should be written to the other bits in this register.
				(1) When the host controller function is selected
				On detecting a CRC error, this module generates the internal NRDY interrupt request.
				(2) When the function controller function is selected
				On detecting a CRC error, this module does not generate the internal NRDY interrupt request.
13 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 0	FRNM[10:0]	H'000	R	Frame Number
				This module sets these bits to indicate the latest frame number, which is updated every time an SOF packet is issued or received (every 1 ms)
				Repeat reading these bits until the same value is read twice.

Note: * Only 0 can be written to
17.3.22 µFrame Number Register (UFRMNUM)

UFRMNUM is a register that indicates the μ frame number.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	_	—	-	—	_	—	-	—	—	—	-	U	FRNM[2:	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	UFRNM[2:0]	000	R	μFrame
				The $\boldsymbol{\mu} frame$ number can be confirmed.
				This module sets these bits to indicate the μframe number during high-speed operation.
				During operation other than high-speed operation, this module sets these bits to B'000.
				Repeat reading these bits until the same value is read twice.



17.3.23 USB Address Register (USBADDR)

USBADDR is a register that indicates the USB address. This register is valid only when the function controller function is selected. When the host controller function is selected, peripheral device addresses should be set using the DEVSEL bits in PIPEMAXP.

This register is initialized by a power-on reset or a USB bus reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[—	_	—	-		—	—	—			US	BADDR[5:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 0	USBADDR	H'00	R	USB Address
	[6:0]			When the function controller function is selected, these bits indicate the USB address assigned by the host when the SET_ADDRESS request is successfully processed.
				On detecting the USB reset, this module sets these bits to H'00.
				When the host controller function is selected, these bits are invalid.

17.3.24 USB Request Type Register (USBREQ)

USBREQ is a register that stores setup requests for control transfers. When the function controller function is selected, the values of bRequest and bmRequestType that have been received are stored. When the host controller function is selected, the values of bRequest and bmRequestType to be transmitted are set.

This register is initialized by a power-on reset or a USB bus reset.

В	it: 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				I	BREQUE	ST[7:0]						BMF	REQUES	TTYPE[7	:0]		
Initial valu	e:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/V	N: R/	/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	BREQUEST	H'00	R/W*	Request
	[7:0]			These bits store the USB request bRequest value.
				(1) When the host controller function is selected
				The USB request data value for the setup transaction to be transmitted should be set in these bits. Do not modify these bits while SUREQ is 1.
				(2) When the function controller function is selected
				Indicates the USB request data value received during the setup transaction. Writing to these bits is invalid.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BMREQUEST-	H'00	R/W*	Request Type
	TYPE[7:0]			These bits store the USB request bmRequestType value.
				(1) When the host controller function is selected
				The USB request type value for the setup transaction to be transmitted should be set in these bits. Do not modify these bits while SUREQ is 1.
				(2) When the function controller function is selected
				Indicates the USB request type value received during the setup transaction. Writing to these bits is invalid.
Note:	* When the func	tion control	ler function	on is selected, these bits can only be read, and

Note: * When the function controller function is selected, these bits can only be read, and writing to these bits is invalid. When the host controller function is selected, these bits can be read and written to.



17.3.25 USB Request Value Register (USBVAL)

can be read and written to.

USBVAL is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wValue that has been received is stored. When the host controller function is selected, the value of wValue to be transmitted is set.

This register is initialized by a power-on reset or a USB bus reset.

E	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									WVALU	E[15:0]							
Initial valu	ue:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/	/W: F	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*							

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	WValue[15:0]	H'0000	R/W*	Value
				These bits store the USB request wValue value.
				(1) When the host controller function is selected
				The USB request wValue value for the setup transaction to be transmitted should be set in these bits. Do not modify these bits while SUREQ is 1.
				(2) When the function controller function is selected
				Indicates the USB request wValue value received during the setup transaction. Writing to these bits is invalid.
Note: *	When the function writing to these	tion controlle bits is inval	er functi lid. Whe	on is selected, these bits can only be read, and on the host controller function is selected, these bits



17.3.26 USB Request Index Register (USBINDX)

USBINDEX is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wIndex that has been received is stored. When the host controller function is selected, the value of wIndex to be transmitted is set.

This register is initialized by a power-on reset or a USB bus reset.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								WINDE	X[15:0]							
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*						

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	WINDEX[15:0]	H'0000	R/W*	Index
				These bits store the USB request wIndex value.
				(1) When the host controller function is selected
				The USB request wIndex value for the setup transaction to be transmitted should be set in these bits. Do not modify these bits while SUREQ is 1.
				(2) When the function controller function is selected
				Indicates the USB request wIndex value received during the setup transaction. Writing to these bits is invalid.
Note: *	When the func writing to these	tion contro	ller functi alid. Whe	on is selected, these bits can only be read, and on the host controller function is selected, these bits

can be read and written to.

17.3.27 USB Request Length Register (USBLENG)

can be read and written to.

USBLENG is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wLength that has been received is stored. When the host controller function is selected, the value of wLength to be transmitted is set.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							١	NLENG	[H[15:0]							
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*						

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 0	WLENGTH	H'0000	R/W*	Length
	[15:0]			These bits store the USB request wLength value.
				(1) When the host controller function is selected
				The USB request wLength value for the setup transaction to be transmitted should be set in these bits. Do not modify these bits while SUREQ is 1.
				(2) When the function controller function is selected
				Indicates the USB request wLength value received during the setup transaction. Writing to these bits is invalid.
Note: *	When the funct writing to these	tion control	ler functio alid. Whe	on is selected, these bits can only be read, and n the host controller function is selected, these bits

This register is initialized by a power-on reset or a USB bus reset.



17.3.28 DCP Configuration Register (DCPCFG)

DCPCFG is a register that specifies the data transfer direction for the default control pipe (DCP).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	—	—	-	-	_	—	—	—	-	DIR	_	_	—	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	DIR	0	R/W	Transfer Direction
				When the host controller function is selected, this bit sets the transfer direction of data stage.
				0: Data receiving direction
				1: Data transmitting direction
				When the function controller function is selected, this bit should be cleared to 0.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

17.3.29 DCP Maximum Packet Size Register (DCPMAXP)

DCPMAXP is a register that specifies the maximum packet size for the DCP.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DEVS	EL[3:0]		—	-	_	-	-			I	MXPS[6:0	0]		
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R	0 R	0 R	0 R	0 R	0 R/W	1 R/W	0 R/W	0 R/W	0 R	0 R	0 R
					_											
D:4	D:4	N	_	Init	ial											
BIt	Βιτ	Name	;	vai	ue	R/W		Jescri	ption							
15 to 12	DE۱	VSEL[[3:0]	000	0	R/W		Device	Sele	ct						
							l	When bits sp device	the ho ecify t addre	ost cor the co ess.	ntrolle mmur	r func nicatic	tion is on targ	selec et per	ted, t iphera	hese al
							(0000:	Addre	ss 00	00					
							(0001: /	Addre	ss 00	01					
								:	:							
								1001: /	Addre	ss 10	01					
								1010: /	Addre	ss 10	10					
							(Other 1	than a	bove:	Settir	ng pro	hibite	d		
							- 1 1	These he DE o be s	bits s VADI et in t	hould On reg hese	be se jister o bits.	t afte corres	r settir spondi	ng the ng to t	addre the va	ess to alue
							l á	For exa	ample s sho	e, befo uld be	ere set e set to	ting E o the	DEVSE DEVA	EL to (DD2 r)010, registe	the er.
							-	These NAK, a	bits s and SI	hould UREG	be se is 0.	t whil	e CSS	STS is	0, PII	D is
								Before bits for CSSTS have b checkin hecess	modi the D S and een n ng PB sary.	fying 1)CP fr PBUS nodifie 8USY	these om Bl SY are d to N throug	bits a UF to 0. He NAK b gh sof	fter mo NAK, oweve oy this tware	odifyir check r, if th modu is not	ng the a that le PID le,	PID bits
							۱ t	Nhen hese l	the fu pits sh	nction nould l	contr be set	to B'	iunctio 0000.	n is s	electe	ed,



Rit.	Rit Namo	Initial Value	D/M	Description
ы	Dit Name	value	K/ W	Description
11 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 0	MXPS[6:0]	H'40	R/W	Maximum Packet Size
				Specifies the maximum data payload (maximum packet size) for the DCP.
				These bits are initialized to H'40 (64 bytes).
				These bits should be set to the value based on the USB Specification.
				These bits should be set while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying these bits after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				While MXPS is 0, do not write to the FIFO buffer or do not set PID to BUF.

17.3.30 DCP Control Register (DCPCTR)

DCPCTR is a register that is used to confirm the buffer memory status, change and confirm the data PID sequence bit, and set the response PID for the DCP.

This register is initialized by a power-on reset. The CCPL and PID[1:0] bits are initialized by a USB bus reset.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[BSTS	SUREQ	CSCLR	CSCTS	SUREQ CLR	—	—	SQCLR	SQSET	SQMON	PBUSY	PINGE	-	CCPL	PID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W	R	R/W*2	R/W*1	R/W	R/W*1	R	R	R/W*1	R/W*1	R	R	R/W	R	R/W*1	R/W	R/W

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
15	BSTS	0	R	Buffer Status
				Indicates whether DCP FIFO buffer access is enabled or disabled.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of the BSTS bit depends on the ISEL bit setting as follows.
				• When ISEL = 0, BSTS indicates whether the received data can be read from the buffer.
				• When ISEL = 1. BSTS indicates whether the
				data to be transmitted can be written to the buffer.
14	SUREQ	0	R/W* ²	SETUP Token Transmission
				Transmits the setup packet by setting this bit to 1 when the host controller function is selected.
				0: Invalid
				1: Transmits the setup packet.
				After completing the setup transaction process, this module generates either the SACK or SIGN interrupt and clears this bit to 0.
				This module also clears this bit to 0 when software sets the SUREQCLR bit to 1.
				Before setting this bit to 1, set the DEVSEL bits, USBREQ register, USBVAL register, USBINDX register, and USBLENG register appropriately to transmit the desired USB request in the setup transaction.
				Before setting this bit to 1, check that the PID bits for the DCP are set to NAK. After setting this bit to 1, do not modify the DEVSEL bits, USBREQ register, USBVAL register, USBINDX register, or USBLENG register until the setup transaction is completed (SUREQ = 1).
				Write 1 to this bit only when transmitting the setup token; for the other purposes, write 0.
				When the function controller function is selected, be sure to write 0 to this bit.



Bit	Bit Name	Initial Value	R/W	Description
13	CSCLR	0	R/W * ¹	C-SPLIT Status Clear for Split Transaction
				When the host controller function is selected, setting this bit to 1 clears the CSSTS bit to 0 for the transfer using the split transaction. In this case, the next DCP transfer restarts with the S-SPLIT.
				0: Invalid
				1: Clears the CSSTS bit to 0.
				When software sets this bit to 1, this module clears the CSSTS bit to 0.
				For the transfer using the split transaction, to restart the next transfer with the S-SPLIT forcibly, set this bit to 1 through software. However, for the normal split transaction, this module automatically clears the CSSTS bit to 0 upon completion of the C- SPLIT; therefore, clearing the CSSTS bit through software is not necessary.
				Controlling the CSSTS bit through this bit must be done while UACT is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.
				Setting this bit to 1 while CSSTS is 0 has no effect.
				When the function controller function is selected, be sure to write 0 to this bit.
12	CSSTS	0	R	COMPLETE SPLIT (C-SPLIT) Status of Split Transaction
				Indicates the C-SPLIT status of the split transaction when the host controller function is selected.
				 START-SPLIT (S-SPLIT) transaction being processed or the device not using the split transaction being processed
				1: C-SPLIT transaction being processed
				This module sets this bit to 1 upon start of the C- SPLIT and clears this bit to 0 upon detection of C- SPLIT completion.
				When the function controller function is selected, the read value is invalid.

		Initial		
Bit	Bit Name	Value	R/W	Description
11	SUREQCLR	0	R/W* ¹	SUREQ Bit Clear
				When the host controller function is selected, setting this bit to 1 clears the SUREQ bit to 0.
				0: Invalid
				1: Clears the SUREQ bit to 0.
				This bit always indicates 0.
				Set this bit to 1 through software when communication has stopped with SUREQ being 1 during the setup transaction. However, for normal setup transactions, this module automatically clears the SUREQ bit to 0 upon completion of the transaction; therefore, clearing the SUREQ bit through software is not necessary.
				Controlling the SUREQ bit through this bit must be done while UACT is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.
				When the function controller function is selected, be sure to write 0 to this bit.
10, 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W* ¹	Toggle Bit Clear
				Specifies DATA0 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: Invalid
				1: Specifies DATA0.
				This bit always indicates 0.
				Do not set the SQCLR and SQSET bits to 1 simultaneously.
				Set this bit to 1 while CSCTS is 0, PID is NAK, and CURPIPE bits are not yet set.
				Before setting this bit to 1 after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0.
				However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
7	SQSET	0	R/W* ¹	Toggle Bit Set
				Specifies DATA1 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: Invalid
				1: Specifies DATA1.
				Do not set the SQCLR and SQSET bits to 1 simultaneously.
				Set this bit to 1 while CSCTS is 0, PID is NAK, and CURPIPE bits are not yet set.
				Before setting this bit to 1 after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0.
				However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
6	SQMON	1	R	Sequence Toggle Bit Monitor
				Indicates the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: DATA0
				1: DATA1
				This module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the transfer in the receiving direction.
				When the function controller function is selected, this module sets this bit to 1 (specifies DATA1 as the expected value) upon normal reception of the setup packet.
				When the function controller function is selected, this module does not reference to this bit during the IN/OUT transaction of the status stage, and does not allow this bit to toggle upon normal completion.
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether DCP is used or not for the transaction when USB changes the PID bits from BUF to NAK.
				0: DCP is not used for the transaction.
				1: DCP is used for the transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon completion of one transaction.
				Reading this bit after software has set PID to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to (1) Pipe Control Register Switching Procedures under section 17.4.3, Pipe Control.

D:4	Dit Nama	Initial		Description
BIt	Bit Name	value	R/W	Description
4	PINGE	0	R/W	PING Token Issue Enable
				When the host controller function is selected, setting this bit to 1 allows this module to issue the PING token during transfers in the transmitting direction and start a transfer in the transmitting direction with the PING transaction.
				0: Disables issuing PING token.
				1: Enables normal PING operation.
				When having detected the ACK handshake during PING transactions, this module performs the OUT transaction as the next transaction.
				When having detected the NAK handshake during OUT transactions, this module performs the PING transaction as the next transaction.
				When the host controller function is selected, setting this bit to 0 through software prevents this module from issuing the PING token during transfers in the transmitting direction and only allows this module to perform OUT transactions for the transfers in the transmitting direction.
				These bits should be modified while CSSTS is 0 and PID is NAK.
				Before setting this bit to 1 after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				When the function controller function is selected, be sure to write 0 to this bit.
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

D:4	Dit Nomo	Initial Value		Description
DI	Dit Name	value	K/W	Description
2	CCPL	0	R/W* ¹	Control Transfer End Enable
				When the function controller function is selected, setting this bit to 1 enables the status stage of the control transfer to be completed.
				0: Invalid
				1: Completion of control transfer is enabled.
				When software sets this bit to 1 while the corresponding PID bits are set to BUF, this module completes the control transfer stage.
				Specifically, during control read transfer, this module transmits the ACK handshake in response to the OUT transaction from the USB host, and outputs the zero-length packet in response to the IN transaction from the USB host during control write or no-data control transfer. However, on detecting the SET_ADDRESS request, this module operates in auto response mode from the setup stage up to the status stage completion irrespective of the setting of this bit.
				This module modifies this bit from 1 to 0 on receiving the new setup packet.
				Software cannot write 1 to this bit while VALID is 1.
				When the host controller function is selected, be sure to write 0 to this bit.



Bit	Bit Name	Initial Value	R/W	Description
1,0	PID[1:0]	00	R/W	Response PID
				Controls the response type of this module during control transfer.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				(1) When the host controller function is selected
				Modify the setting of these bits from NAK to BUF using the following procedure.
				When the transmitting direction is set
				Write all the transmit data to the FIFO buffer while UACT is 1 and PID is NAK, and then set PID to BUF. After PID has been set to BUF, this module executes the OUT transaction (or PING transaction).
				When the receiving direction is set
				Check that the FIFO buffer is empty (or empty the buffer) while UACT is 1 and PID is NAK, and then set PID to BUF. After PID has been set to BUF, this module executes the IN transaction.
				This module modifies the setting of these bits as follows.
				 This module sets PID to STALL (11) on receiving the data of the size exceeding the maximum packet size when software has set PID to BUF.
				• This module sets PID to NAK on detecting a receive error such as a CRC error three consecutive times.
				This module also sets PID to STALL (11) on receiving the STALL handshake.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1,0	PID[1:0]	00	R/W	Even if software modifies the PID bits to NAK after this module has issued S-SPLIT of the split transaction for the selected pipe (while CSSTS indicates 1), this module continues the transaction until C-SPLIT completes. On completion of C- SPLIT, this module sets PID to NAK.
				(2) When the function controller function is selected
				This module modifies the setting of these bits as follows.
				 This module modifies PID to NAK on receiving the setup packet. Here, this module sets VALID to 1. Software cannot modify the setting of PID until software sets VALID to 0.
				 This module sets PID to STALL (11) on receiving the data of the size exceeding the maximum packet size when software has set PID to BUF.
				 This module sets PID to STALL (1x) on detecting the control transfer sequence error.
				 This module sets PID to NAK on detecting the USB bus reset.
				This module does not reference to the setting of the PID bits while the SET_ADDRESS request is processed (auto processing).

Notes: 1. This bit is always read as 0. Only 1 can be written to.

2. Only 1 can be written to.

17.3.31 Pipe Window Select Register (PIPESEL)

PIPE1 to PIPE 9 should be set using PIPESEL, PIPECFG, PIPEBUF, PIPEMAXP, PIPEPERI, PIPEnCTR, PIPEnTRE, and PIPEnTRN. After selecting the pipe using PIPESEL, functions of the pipe should be set using PIPECFG, PIPEBUF, PIPEMAXP, and PIPEPERI. PIPEnCTR, PIPEnTRE, and PIPEnTRN can be set regardless of the pipe selection in PIPESEL.

For a power-on reset and a USB bus reset, the corresponding bits for not only the selected pipe but all of the pipes are initialized.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	—	_	-	—	_	—	-	_	—	—		PIPESE	EL[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W
Bit	Bit	Name)	Init Val	ial ue	R/W		Descri	ption							
15 to 4	—			All ()	R		Reserv	/ed							
								These should	bits a alway	re alw /s be	ays re 0.	ead as	6 0. Tł	ne wri	te valı	le

Dit	Dit Nome	Initial		Description
DIL	Dit Name	value	K/W	Description
3 to 0	PIPESEL[3:0]	0000	R/W	Pipe Window Select
				Selects the pipe number corresponding to the PIPECFG, PIPEBUF, PIPEMAXP, and PIPEPERI registers which data is written to or read from.
				0000: No pipe selected
				0001: PIPE1
				0010: PIPE2
				0011: PIPE3
				0100: PIPE4
				0101: PIPE5
				0110: PIPE6
				0111: PIPE7
				1000: PIPE8
				1001: PIPE9
				Other than above: Setting prohibited
				Selecting a pipe number through these bits allows writing to and reading from the PIPECFG, PIPEBUF, PIPEMAXP, and PIPEPERI registers that correspond to the selected pipe number.
				When PIPESEL = 0000, 0 is read from all of the bits in PIPECFG, PIPEBUF, PIPEMAXP, PIPEERI and PIPEnCTR. Writing to these bits is invalid.



17.3.32 Pipe Configuration Register (PIPECFG)

PIPECFG is a register that specifies the transfer type, buffer memory access direction, and endpoint numbers for PIPE1 to PIPE9. It also selects continuous or non-continuous transfer mode, single or double buffer mode, and whether to continue or disable pipe operation at the end of transfer.

This register is initialized by a power-on reset. Only the TYPE[1:0] bits are initialized by a USB bus reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[TYPE	[1:0]	—	-	_	BFRE	DBLB	CNTMD	SHT NAK	-	—	DIR		EPNU	M[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	TYPE[1:0]	00	R/W	Transfer Type
				Selects the transfer type for the pipe selected by the PIPESEL bits (selected pipe)
				PIPE1 and PIPE2
				00: Pipe not used
				01: Bulk transfer
				10: Setting prohibited
				11: Isochronous transfer
				PIPE3 to PIPE5
				00: Pipe not used
				01: Bulk transfer
				10: Setting prohibited
				11: Setting prohibited
				PIPE6 and PIPE7
				00: Pipe not used
				01: Setting prohibited
				10: Interrupt transfer
				11: Setting prohibited
				Before setting PID to BUF for the selected pipe (before starting USB communication using the selected pipe), be sure to set these bits to the value other than 00.
				Modify these bits while the PID bits for the selected pipe are set to NAK. Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



Bit	Bit Name	Initial Value	R/W	Description
13 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	BFRE	0	R/W	BRDY Interrupt Operation Specification
				Specifies the BRDY interrupt generation timing from this module to the CPU with respect to the selected pipe.
				 BRDY interrupt upon transmitting or receiving of data
				 BRDY interrupt upon completion of reading of data
				When software has set this bit to 1 and the selected pipe is in the receiving direction, this module detects the transfer completion and generates the BRDY interrupt on having read the pertinent packet.
				When the BRDY interrupt is generated with the above conditions, software needs to write 1 to BCLR. The FIFO buffer assigned to the selected pipe is not enabled for reception until 1 is written to BCLR.
				When software has set this bit to 1 and the selected pipe is in the transmitting direction, this module does not generate the BRDY interrupt.
				For details, refer to (1) BRDY Interrupt under section 17.4.2, Interrupt Functions.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously through software to clear the FIFO buffer assigned to the selected pipe while the CSSTS, PID, and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
9	DBLB	0	R/W	Double Buffer Mode
				Selects either single or double buffer mode for the FIFO buffer used by the selected pipe.
				0: Single buffer
				1: Double buffer
				This bit is valid when PIPE1 to PIPE5 are selected.
				When software has set this bit to 1, this module assigns two planes of the FIFO buffer size specified by the BUFSIZE bits in PIPEBUF to the selected pipe.
				Specifically, the following expression determines the FIFO buffer size assigned to the selected pipe by this module.
				(BUFSIZE + 1) * 64 * (DBLB + 1) [bytes]
				When software has set this bit to 1 and the selected pipe is in the transmitting direction, this module does not generate the BRDY interrupt.
				For details, refer to (1) BRDY Interrupt under section 17.4.2, Interrupt Functions.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously through software to clear the FIFO buffer assigned to the selected pipe while the CSSTS, PID, and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



Bit	Bit Name	Initial Value	R/W	Description
8	CNTMD	0	R/W	Continuous Transfer Mode
				Specifies whether to use the selected pipe in continuous transfer mode.
				0: Non-continuous transfer mode
				1: Continuous transfer mode
				This bit is valid when PIPE1 to PIPE5 are selected by the PIPESEL bits and bulk transfer is selected (TYPE = 01).
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously through software to clear the FIFO buffer assigned to the selected pipe while the CSSTS, PID, and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
7	SHTNAK	0	R/W	Pipe Disabled at End of Transfer
				Specifies whether to modify PID to NAK upon the end of transfer when the selected pipe is in the receiving direction.
				0: Pipe continued at the end of transfer
				1: Pipe disabled at the end of transfer
				This bit is valid when the selected pipe is PIPE1 to PIPE5 in the receiving direction.
				When software has set this bit to 1 for the selected pipe in the receiving direction, this module modifies the PID bits corresponding to the selected pipe to NAK on determining the end of the transfer. This module determines that the transfer has ended on any of the following conditions.
				• A short packet (including a zero-length packet) is successfully received.
				• The transaction counter is used and the number of packets specified by the counter are successfully received.
				Modify these bits while CSSTS is 0 and PID is NAK.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				This bit should be cleared to 0 for the pipe in the transmitting direction.
6, 5		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
4	DIR	0	R/W	Transfer Direction
				Specifies the transfer direction for the selected pipe.
				0: Receiving direction
				1: Sending direction
				When software has set this bit to 0, this module uses the selected pipe in the receiving direction, and when software has set this bit to 1, this module uses the selected pipe in the transmitting direction.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously through software to clear the FIFO buffer assigned to the selected pipe while the CSSTS, PID, and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
3 to 0	EPNUM[3:0]	0000	R/W	Endpoint Number
				These bits specify the endpoint number for the selected pipe.
				Setting 0000 means unused pipe.
				Modify these bits while CSSTS is 0 and PID is NAK.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				Do not make the settings such that the combination of the set values in the DIR and EPNUM bits should be the same for two or more pipes (EPNUM = 0000 can be set for all the pipes).

RENESAS

17.3.33 Pipe Buffer Setting Register (PIPEBUF)

PIPEBUF is a register that specifies the buffer size and buffer number for PIPE1 to PIPE9.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—		BL	JFSIZE[4	:0]		—	-				BUFN	VB[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit	Name	•	lnit Val	ial ue	R/W	De	escrip	otion							
15	—			0		R	Re	eserve	ed							
							Th alv	nis bit ways l	is alw be 0.	ays re	ad as	0. Th	ie writ	e valu	ie sho	ould



		Initial		
Bit	Bit Name	Value	R/W	Description
14 to 10	BUFSIZE[4:0]	H'00	R/W	Buffer Size
				Specifies the size of the buffer for the pipe selected by the PIPESEL bits (selected pipe) in terms of blocks, where one block comprises 64 bytes.
				00000 (H'00): 64 bytes
				00001 (H'01): 128 bytes
				: :
				11111 (H'1F): 2 kbytes
				When software has set the DBLB bit to 1, this module assigns two planes of the FIFO buffer size specified by the BUFSIZE bits to the selected pipe.
				Specifically, the following expression determines the FIFO buffer size assigned to the selected pipe by this module.
				(BUFSIZE + 1) * 64 * (DBLB + 1) [bytes]
				The valid value for these bits depends on the selected pipe.
				• PIPE1 to PIPE5: Any value from H'00 to H'1F is valid.
				• PIPE6 to PIPE9: H'00 should be set.
				When used with CNTMD = 1, set an integer multiple of the maximum packet size to the BUFSIZE bits.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
9, 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BUFNMB[7:0]	H'00	R/W	Buffer Number
				These bits specify the FIFO buffer number for the selected pipe (from H'04 to H'7F).
				When the selected pipe is one of PIPE1 to PIPE5, any value can be set to these bits according to the user system.
				BUFNUMB = H'00 to H'03 are used exclusively for DCP.
				BUFNMB = H'04 is used exclusively for PIPE6.
				When PIPE6 is not used, H'04 can be used for other pipes.
				When PIPE6 is selected, writing to these bits is invalid and H'04 is automatically assigned by this module.
				BUFNMB = H'05 is used exclusively for PIPE7.
				When PIPE7 is not used, H'05 can be used for other pipes.
				When PIPE7 is selected, writing to these bits is invalid and H'05 is automatically assigned by this module.
				BUFNUMB = H'06 is used exclusively for PIPE8.
				When PIPE8 is not used, H'06 can be used for other pipes.
				When PIPE8 is selected, writing to these bits is invalid and H'06 is automatically assigned by this module.
				BUFNUMB = H'07 is used exclusively for PIPE9.
				When PIPE9 is not used, H'07 can be used for other pipes.
				When PIPE9 is selected, writing to these bits is invalid and H'07 is automatically assigned by this module.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



17.3.34 Pipe Maximum Packet Size Register (PIPEMAXP)

PIPEMAXP is a register that specifies the maximum packet size for PIPE1 to PIPE9.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[DEVS	EL[3:0]		_					M	XPS[10:	0]				
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	DEVSEI [3:0]	00	B/W	Device Select
10 10 12	221022[0.0]			When the host controller function is selected, these bits specify the USB address of the communication target peripheral device.
				0000: Address 0000
				0001: Address 0001
				0010: Address 0010
				: :
				1010: Address 1010
				Other than above: Setting prohibited
				These bits should be set after setting the address to the DEVADDn register corresponding to the value to be set in these bits.
				For example, before setting DEVSEL to 0010, the address should be set to the DEVADD2 register.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				When the function controller function is selected, these bits should be set to B'0000.
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description	
10 to 0	MXPS[10:0]	*	R/W	Maximum Packet Siz	e
				Specifies the maximu packet size) for the s these bits depends o	um data payload (maximum elected pipe. The valid value for n the pipe as follows.
				PIPE1, PIPE2:	1 byte (H'001) to 1,024 bytes (H'400)
				PIPE3 to PIPE5:	8 bytes (H'008), 16 bytes (H'010), 32 bytes (H'020), 64 bytes (H'040), and 512 bytes (H'200) (Bits 2 to 0 are not provided.)
				PIPE6 to PIPE9:	1 byte (H'001) to 64 bytes (H'040)
				These bits should be each transfer type ba	set to the appropriate value for ased on the USB Specification.
				For split transactions these bits should be	using the isochronous pipe, set to 188 bytes or less.
				Before modifying the bits for the selected p that CSSTS and PBL bits have been modif checking PBUSY thre	se bits after modifying the PID bipe from BUF to NAK, check JSY are 0. However, if the PID ied to NAK by this module, bugh software is not necessary.
				While MXPS is 0, do set PID to BUF.	not write to the FIFO buffer or
Note: *	The initial valu	e of MXPS	S is H'000) when no pipe is sele	cted with the PIPESEL bits in

PIPESEL and H'040 when a pipe is selected with the PIPESEL bits in PIPESEL.



17.3.35 Pipe Timing Control Register (PIPEPERI)

PIPEPERI is a register that selects whether the buffer is flushed or not when an interval error occurred during isochronous IN transfer, and sets the interval error detection interval for PIPE1 to PIPE9.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	—	IFIS	—	—	—	—	—	—	—	—	—		IITV[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	IFIS	0	R/W	Isochronous IN Buffer Flush
				Specifies whether to flush the buffer when the pipe selected by the PIPESEL bits (selected pipe) is used for isochronous IN transfers.
				0: The buffer is not flushed.
				1: The buffer is flushed.
				When the function controller function is selected and the selected pipe is for isochronous IN transfers, this module automatically clears the FIFO buffer when this module fails to receive the IN token from the USB host within the interval set by the IITV bits in terms of (μ) frames.
				In double buffer mode (DBLB = 1), this module only clears the data in the plane used earlier.
				This module clears the FIFO buffer on receiving the SOF packet immediately after the (μ) frame in which this module has expected to receive the IN token. Even if the SOF packet is corrupted, this module also clears the FIFO buffer at the right timing to receive the SOF packet by using the internal interpolation.
				bit to 0.
				When the selected pipe is not for the isochronous transfer set this bit to 0

Bit	Bit Name	Initial Value	R/W	Description
11 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	IITV[2:0]	000	R/W	Interval Error Detection Interval
				Specifies the interval error detection timing for the selected pipe in terms of frames, which is expressed as n-th power of 2 (n is the value to be set).
				As described later, the detailed functions are different in host controller mode and in function controller mode.
				Modify these bits while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				Before modifying these bits after USB communication has been completed with these bits set to a certain value, set PID to NAK and then set ACLRM to 1 to initialize the interval timer.
				The IITV bits are invalid for PIPE3 to PIPE5; set these bits to 000 for these pipes.



17.3.36 PIPEn Control Registers (PIPEnCTR) (n = 1 to 9)

PIPEnCTR is a register that is used to confirm the buffer memory status for the corresponding pipe, change and confirm the data PID sequence bit, determine whether auto response mode is set, determine whether auto buffer clear mode is set, and set a response PID for PIPE1 to PIPE9. This register can be set regardless of the pipe selection in PIPESEL.

This register is initialized by a power-on reset. PID[1:0] are initialized by a USB bus reset.

(1) **PIPEnCTR** (n = 1 to 5)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BSTS	INBUFM	CSCLR	CSSTS	—	AT REPM	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	-	PID[1:0]
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R/W*2	R	R	R/W	R/W	R/W*1	R/W*1	R	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	BSTS	0	R	Buffer Status
				Indicates the FIFO buffer status for the pertinent pipe.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of this bit depends on the settings of the DIR, BFRE, and DCLRM bits as shown in table 17.11.
Bit	Bit Name	Initial Value	R/W	Description
-----	----------	------------------	-----	--
14	INBUFM	0	R	IN Buffer Monitor
				Indicates the pertinent FIFO buffer status when the pertinent pipe is in the transmitting direction.
				 There is no data to be transmitted in the buffer memory.
				 There is data to be transmitted in the buffer memory.
				When the pertinent pipe is in the transmitting direction (DIR = 1), this module sets this bit to 1 when software (or DMAC) completes writing data to at least one FIFO buffer plane.
				This module sets this bit to 0 when this module completes transmitting the data from the FIFO buffer plane to which all the data has been written. In double buffer mode (DBLB = 1), this module sets this bit to 0 when this module completes transmitting the data from the two FIFO buffer planes before software (or DMAC) completes writing data to one FIFO buffer plane.
				This bits indicates the same value as the BSTS bit when the pertinent pipe is in the receiving direction $(DIR = 0)$.



Bit	Bit Name	Initial Value	R/W	Description
13	CSCLR	0	R/W * ²	C-SPLIT Status Clear Bit
				When the host controller function is selected, setting this bit to 1 through software allows this module to clear the CSSTS bit to 0.
				0: Writing invalid
				1: Clears the CSSTS bit to 0.
				For the transfer using the split transaction, to restart the next transfer with the S-SPLIT forcibly, set this bit to 1 through software. However, for the normal split transaction, this module automatically clears the CSSTS bit to 0 upon completion of the C-SPLIT; therefore, clearing the CSSTS bit through software is not necessary.
				Controlling the CSSTS bit through this bit must be done while UACT is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.
				Setting this bit to 1 while CSSTS is 0 has no effect.
				When the function controller function is selected, be sure to write 0 to this bit.
12	CSSTS	0	R	CSSTS Status Bit
				Indicates the C-SPLIT status of the split transaction when the host controller function is selected.
				0: START-SPLIT (S-SPLIT) transaction being processed or the transfer not using the split transaction in progress
				1: C-SPLIT transaction being processed
				This module sets this bit to 1 upon start of the C- SPLIT and clears this bit to 0 upon detection of C- SPLIT completion.
				Indicates the valid value only when the host controller function is selected.
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10	ATREPM	0	R/W	Auto Response Mode
-		-		Enables or disables auto response mode for the pertinent pipe.
				0: Auto response disabled
				1: Auto response enabled
				When the function controller function is selected and the pertinent pipe is for bulk transfer, this bit can be set to 1.
				When this bit is set to 1, this module responds to the token from the USB host as described below.
				(1) When the pertinent pipe is for bulk IN transfer(TYPE = 01 and DIR = 1)
				When ATREPM = 1 and PID = BUF, this module transmits a zero-length packet in response to the IN token.
				This module updates (allows toggling of) the sequence toggle bit (DATA-PID) each time this module receives the ACK from the USB host (in a single transaction, IN token is received, zero- length packet is transmitted, and then ACK is received.).
				In this case, this module does not generate the BRDY or BEMP interrupt.
				(2) When the pertinent pipe is for bulk OUT transfer (TYPE = 01 and DIR = 0)
				When ATREPM = 1 and PID = BUF, this module returns NAK in response to the OUT (or PING) token and generates the NRDY interrupt.
				Modify this bit while CSSTS is 0 and PID is NAK. Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



Bit	Bit Name	Initial Value	R/W	Description
10	ATREPM	0	R/W	For USB communication in auto response mode, set this bit to 1 while the FIFO buffer is empty. Do not write to the FIFO buffer during USB communication in auto response mode.
				When the pertinent pipe is for isochronous transfer, be sure to set this bit to 0.
				When the host controller function is selected, set this bit to 0.
9	ACLRM	0	R/W	Auto Buffer Clear Mode
				Enables or disables automatic buffer clear mode for the pertinent pipe.
				0: Disabled
				1: Enabled (all buffers are initialized)
				To delete the information in the FIFO buffer assigned to the pertinent pipe completely, write 1 and then 0 to this bit continuously.
				Table 17.12 shows the information cleared by writing 1 and 0 to this bit continuously and the cases in which clearing the information is necessary.
				Modify this bit while CSSTS is 0 and PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W* ¹	Toggle Bit Clear
				This bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA0.
				Setting this bit to 1 through software allows this module to set DATA0 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				When the host controller function is selected, setting this bit to 1 for the pipe for bulk OUT transfer, this module starts the next transfer of the pertinent pipe with the PING token.
				Set the SQCLR bit to 1 while CSCTS is 0 and PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



Bit	Bit Name	Initial Value	R/W	Description
7	SQSET	0	R/W^{*1}	Toggle Bit Set
				This bit should be set to 1 to setDATA1 as the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA1.
				Setting this bit to 1 through software allows this module to set DATA1 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQSET bit to 1 while CSSTS is 0 and PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
6	SQMON	0	R	Toggle Bit Confirmation
				Indicates the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: DATA0
				1: DATA1
				When the pertinent pipe is not for the isochronous transfer, this module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the receiving transfer.

Bit	Bit Name	Initial Value	R/W	Description
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether the relevant pipe is used or not for the transaction.
				0: The relevant pipe is not used for the transaction.
				1: The relevant pipe is used for the transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon completion of one transaction.
				Reading this bit after software has set PID to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to (1) Pipe Control Register Switching Procedures under section 17.4.3, Pipe Control.
4 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	PID[1:0]	00	R/W	Response PID
				Specifies the response type for the next transaction of the pertinent pipe.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				The default setting of these bits is NAK. Modify the setting to BUF to use the pertinent pipe for USB transfer. Tables 17.13 and 17.14 show the basic operation (operation when there are no errors in the transmitted and received packets) of this module depending on the PID bit setting.
				After modifying the setting of these bits through software from BUF to NAK during USB communication using the pertinent pipe, check that PBUSY is 1 to see if USB communication using the pertinent pipe has actually entered the NAK state. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Notes: 1. Only 0 can be read and 1 can be written to.

2. Only 1 can be written to.

DIR Bit	BFRE Bit	DCLRM Bit	Meaning of BSTS Bit
0	0	0	1: The received data can be read from the FIFO buffer.
			0: The received data has been completely read from the FIFO buffer.
		1	Setting prohibited
	1	0	1: The received data can be read from the FIFO buffer.
			 Software has set BCLR to 1 after the received data has been completely read from the FIFO buffer.
		1	1: The received data can be read from the FIFO buffer.
			0: The received data has been completely read from the FIFO buffer.
1	0	0	1: The transmit data can be written to the FIFO buffer.
			0: The transmit data has been completely written to the FIFO buffer.
		1	Setting prohibited
	1	0	Setting prohibited
		1	Setting prohibited

Table 17.11 Meaning of BSTS Bit

Table 17.12 Information Cleared by this Module by Setting ACLRM = 1

No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing the Information is Necessary
1	All the information in the FIFO buffer assigned to the pertinent pipe (all the information in two FIFO buffer planes in double buffer mode)	
2	The interval count value when the pertinent pipe is for isochronous transfer	When the interval count value is to be reset
3	Values of the internal flags related to the BFRE bit	When the BFRE setting is modified
4	FIFO buffer toggle control	When the DBLB setting is modified
5	Values of the internal flags related to the transaction count	When the transaction count function is forcibly terminated

PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module
00 (NAK)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.
01 (BUF)	Bulk or interrupt	Operation does not depend on the setting.	Issues tokens while UACT is 1 and the FIFO buffer corresponding to the pertinent pipe is ready for transmission and reception.
			Does not issue tokens while UACT is 0 or the FIFO buffer corresponding to the pertinent pipe is not ready for transmission or reception.
	Isochronous	Operation does not depend on the setting.	Issues tokens irrespective of the status of the FIFO buffer corresponding to the pertinent pipe.
10 (STALL) or 11 (STALL)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.

Table 17.13 Operation of This Module depending on PID Setting (when Host Controller Function is Selected)

PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module
00 (NAK)	Bulk or interrupt	Operation does not depend on the	Returns NAK in response to the token from the USB host.
		setting.	For the operation when ATREPM is 1, refer to the description of the ATREPM bit.
	Isochronous	Operation does not depend on the setting.	Returns nothing in response to the token from the USB host.
01 (BUF)	Bulk	Receiving direction (DIR = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NAK if not ready.
			Returns ACK in response to the PING token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NYET if not ready.
	Interrupt	Receiving direction (DIR = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NAK if not ready.
	Bulk or interrupt	Transmitting direction (DIR = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Returns NAK if not ready.
	Isochronous	Receiving direction (DIR = 0)	Receives data in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Discards data if not ready.

Table 17.14 Operation of This Module depending on PID Setting (when Function Controller Function is Selected)



PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module
01 (BUF)	Isochronous	Transmitting direction (DIR = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Transmits the zero-length packet if not ready.
10 (STALL) or 11 (STALL)	Bulk or interrupt	Operation does not depend on the setting.	Returns STALL in response to the token from the USB host.
	Isochronous	Operation does not depend on the setting	Returns nothing in response to the token from the USB host.

(2) **PIPEnCTR** (n = 6 to 9)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[BSTS	—	CSCLR	CSSTS	—	—	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	—	PID[1:0]
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R/W*1	R/W	R	R	R/W	R/W*1	R/W*1	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	BSTS	0	R	Buffer Status
				Indicates the FIFO buffer status for the pertinent pipe.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of this bit depends on the settings of the DIR, BFRE, and DCLRM bits as shown in table 17.11.
14	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

13 CSCLR 0 R/W ^{*1} C-SPLIT Status Clear Bit	
Setting this bit to 1 allows this module to clear the CSSTS bit of the pertinent pipe to 0.	ne
0: Writing invalid	
1: Clears the CSSTS bit to 0.	
For the transfer using the split transaction, to re the next transfer with the S-SPLIT forcibly, set t to 1 through software. However, for the normal transaction, this module automatically clears the CSSTS bit to 0 upon completion of the C-SPLIT therefore, clearing the CSSTS bit through softw not necessary.	start nis bit split ; are is
Controlling the CSSTS bit through this bit must done while UACT is 0 thus communication is ha or while no transfer is being performed with bus disconnection detected.	be Ited
Setting this bit to 1 while CSSTS is 0 has no eff	ect.
When the function controller function is selected sure to write 0 to this bit.	l, be

Bit	Bit Name	Initial Value	R/W	Description
12	CSSTS	0	R/W	CSSTS Status Bit
				Indicates the C-SPLIT status of the split transaction when the host controller function is selected.
				 START-SPLIT (S-SPLIT) transaction being processed or the transfer not using the split transaction in progress
				1: C-SPLIT transaction being processed
				This module sets this bit to 1 upon start of the C- SPLIT and clears this bit to 0 upon detection of C- SPLIT completion.
				Indicates the valid value only when the host controller function is selected.
11, 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	ACLRM	0	R/W	Auto Buffer Clear Mode*3*4
				Enables or disables automatic buffer clear mode for the pertinent pipe.
				0: Disabled
				1: Enabled (all buffers are initialized)
				To delete the information in the FIFO buffer assigned to the pertinent pipe completely, write 1 and then 0 to this bit continuously.
				Table 17.15 shows the information cleared by writing 1 and 0 to this bit continuously and the cases in which clearing the information is necessary.
				Modify this bit while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W^{*1}	Toggle Bit Clear* ³ * ⁴
				This bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA0.
				Setting this bit to 1 through software allows this module to set DATA0 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				When the host controller function is selected, setting this bit to 1 for the pipe for bulk OUT transfer, this module starts the next transfer of the pertinent pipe with the PING token.
				Set the SQCLR bit to 1 while CSCTS is 0 and PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.



Bit	Bit Name	Initial Value	R/W	Description
7	SQSET	0	R/W*1	Toggle Bit Set* ³ * ⁴
				This bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA1.
				Setting this bit to 1 through software allows this module to set DATA1 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQSET bit to 1 while CSSTS is 0 and PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
6	SQMON	0	R	Toggle Bit Confirmation
				Indicates the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: DATA0
				1: DATA1
				When the pertinent pipe is not for the isochronous transfer, this module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the receiving transfer.

Bit	Bit Name	Initial Value	R/W	Description
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether the relevant pipe is used or not for the transaction.
				0: The relevant pipe is not used for the transaction.
				1: The relevant pipe is used for the transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon completion of one transaction.
				Reading this bit after software has set PID to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to (1) Pipe Control Register Switching Procedures under section 17.4.3, Pipe Control.
4 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	PID[1:0]	00	R/W	Response PID
				Specifies the response type for the next transaction of the pertinent pipe.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				The default setting of these bits is NAK. Modify the setting to BUF to use the pertinent pipe for USB transfer. Tables 17.13 and 17.14 show the basic operation (operation when there are no errors in the transmitted and received packets) of this module depending on the PID bit setting.
				After modifying the setting of these bits through software from BUF to NAK during USB communication using the pertinent pipe, check that PBUSY is 1 to see if USB communication using the pertinent pipe has actually entered the NAK state. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				This module modifies the setting of these bits as follows.
				• This module sets PID to NAK on recognizing the completion of the transfer when the pertinent pipe is in the receiving direction and software has set the SHTNAK bit for the selected pipe to 1.
				• This module sets PID to STALL (11) on receiving the data packet with the payload exceeding the maximum packet size of the pertinent pipe.
				 This module sets PID to NAK on detecting a USB bus reset when the function controller function is selected.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	 This module sets PID to NAK on detecting a receive error such as a CRC error three consecutive times when the host controller function is selected.
				• This module sets PID to STALL (11) on receiving the STALL handshake when the host controller function is selected.
				To specify each response type, set these bits as follows.
				 To make a transition from NAK (00) to STALL, set 10.
				• To make a transition from BUF (01) to STALL, set 11.
				• To make a transition from STALL (11) to NAK, set 10 and then 00.
				• To make a transition from STALL to BUF, set 00 (NAK) and then 01 (BUF).
Notes:	1. Only 0 can b	be read and	1 can be	e written to.

- 2. Only 1 can be written to.
- 3. The ACLRM, SQCLR, or SQSET bits should be set while CSSTS is 0 and PID is NAK and before the pipe is selected by the CURPIPE bits.
- 4. Before modifying ACLRM, SQCLR, or SQSET bits after modifying the PID bits from BUF to NAK, it should be checked that CSSTS and PBUSY for the selected pipe are 0. However, if the PID bits have been modified to NAK through hardware control, checking PBUSY is not necessary.



No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing the Information is Necessary
1	All the information in the FIFO buffer assigned to the pertinent pipe	
2	When the host controller function is selected, the interval count value when the pertinent pipe is for isochronous transfer	When the interval count value is to be reset
3	Values of the internal flags related to the BFRE bit	When the BFRE setting is modified
4	Values of the internal flags related to the transaction count	When the transaction count function is forcibly terminated

Table 17.15 Information Cleared by this Module by Setting ACLRM = 1

17.3.37 PIPEn Transaction Counter Enable Registers (PIPEnTRE) (n = 1 to 5)

PIPEnTRE is a register that enables or disables the transaction counter corresponding to PIPE1 to PIPE5, and clears the transaction counter.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	I	—	TRENB	TRCLR	_	Ι	—		_		_	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9	TRENB	0	R/W	Transaction Counter Enable
				Enables or disables the transaction counter.
				0: The transaction counter is disabled.
				1: The transaction counter is enabled.
				For the pipe in the receiving direction, setting this bit to 1 after setting the total number of the packets to be received in the TRNCNT bits through software allows this module to control hardware as described below on having received the number of packets equal to the set value in the TRNCNT bits.
				 In continuous transmission/reception mode (CNTMD = 1), this module switches the FIFO buffer to the CPU side even if the FIFO buffer is not full on completion of reception.
				• While SHTNAK is 1, this module modifies the PID bits to NAK for the corresponding pipe on having received the number of packets equal to the set value in the TRNCNT bits.
				 While BFRE is 1, this module asserts the BRDY interrupt on having received the number of packets equal to the set value in the TRNCNT bits and then reading out the last received data. For the pipe in the transmitting direction, set this bit
				to 0.
				When the transaction counter is not used, set this bit to 0.
				When the transaction counter is used, set the TRNCNT bits before setting this bit to 1. Set this bit to 1 before receiving the first packet to be counted by the transaction counter.
8	TRCLR	0	R/W	Transaction Counter Clear
				Clears the current value of the transaction counter corresponding to the pertinent pipe and then sets this bit to 0.
				0: Invalid
				1: The current counter value is cleared.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: Modify each bit in this register while CSSTS is 0 and PID is NAK. Before modifying each bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.

17.3.38 PIPEn Transaction Counter Registers (PIPEnTRN) (n = 1 to 5)

PIPEnTRN is a transaction counter corresponding to PIPE1 to PIPE5.

This register is initialized by a power-on reset, but retains the set value by a USB bus reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[TRNCN	T[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	TRNCNT[15:0]	All 0	R/W	Transaction Counter
				When written to:
				Specifies the number of transactions to be transferred through DMA.
				When read from:
				Indicates the specified number of transactions if TRENB is 0.
				Indicates the number of currently counted transaction if TRENB is 1.

Dit	Dit Nama	Initial Value		Description
	Bit Name	value	R/W	
15 to 0	TRNCNT[15:0]	All 0	R/W	This module increments the value of these bits by one when all of the following conditions are satisfied on receiving the packet.
				• TRENB is 1.
				 (TRNCNT set value ≠ current counter value + 1) on receiving the packet.
				The payload of the received packet agrees with
				the set value in the MXPS bits.
				This module clears the value of these bits to 0 when any of the following conditions are satisfied.
				All the following conditions are satisfied.
				TRENB is 1.
				(TRNCNT set value = current counter value + 1) on receiving the packet.
				The payload of the received packet agrees with the set value in the MXPS bits.
				All the following conditions are satisfied.
				TRENB is 1.
				This module has received a short packet.
				All the following conditions are satisfied.
				TRENB is 1.
				Software has set the TRCLR bit to 1.
				For the pipe in the transmitting direction, set these bits to 0.
				When the transaction counter is not used, set these bits to 0.
				Modify these bits while CSSTS is 0, PID is NAK, and TRENB is 0.
				Before modifying these bits after modifying the PID bits for the corresponding pipe from BUF to NAK, check that CSSTS and PBUSY are 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY through software is not necessary.
				To modify the value of these bits, set TRNCNT to 1 before setting TRENB to 1.

RENESAS

17.3.39 Device Address n Configuration Registers (DEVADDn) (n = 0 to A)

DEVADDn is a register that specifies the address and port number of the hub to which the communication target peripheral device is connected and that also specifies the transfer speed of the peripheral device for PIPE0 to PIPEA.

When the host controller function is selected, this register should be set before starting communication using each pipe.

The bits in this register should be modified while no valid pipes are using the settings of this register. Valid pipes refer to the ones satisfying both of condition 1 and 2 below.

- 1. This register is selected by the DEVSEL bits as the communication target.
- 2. The PID bits are set to BUF for the selected pipe or the selected pipe is the DCP with SUREQ being 1.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-		UPPHL	JB[3:0]		HU	BPORT[2	2:0]	USBSF	PD[1:0]	—	—	Ι		—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description			
14 to 11	UPPHUB[3:0]	0000	R/W	Address of Hub to which Communication Targ			
				Specifies the US communication connected.	SB address of the hub to which the target peripheral device is		
				0000:	The peripheral device is directly connected to the port of this LSI.		
				0001 to 1010:	USB address of the hub		
				1011 to 1111:	Setting prohibited		
				When the host of module refers to packets for split	controller function is selected, this the setting of these bits to generate transactions.		
				When the functi these bits to 00	on controller function is selected, set 00.		
10 to 8	HUBPORT[2:0]	000	R/W	Port Number of is Connected	Hub to which Communication Target		
				Specifies the po communication connected.	ort number of the hub to which the target peripheral device is		
				000:	The peripheral device is directly connected to the port of this LSI.		
				001 to 111:	Port number of the hub		
				When the host of module refers to packets for split	controller function is selected, this the setting of these bits to generate transactions.		
				When the functi these bits to 00	on controller function is selected, set 0.		



Bit	Bit Name	Initial Value	R/W	Description
7, 6	USBSPD[1:0]	00	R/W	Transfer Speed of the Communication Target Device
				Specifies the USB transfer speed of the communication target peripheral device.
				00: DEVADDn is not used.
				01: Low speed
				10: Full speed
				11: High speed
				When the host controller function is selected, this module refers to the setting of these bits to generate packets.
				When the function controller function is selected, set these bits to 00.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



17.3.40 Bus Wait Register (D0FWAIT, D1FWAIT)

D0FWAIT and D1FWAIT each specify the number of access waits for those registers of this module that are connected to the internal bus (that is, D0FWAIT, D1FWAIT, D0FIFO, and D1FIFO). The basic clock for this module is a USB clock of 48 MHz, and access from the internal bus is performed through B ϕ synchronization. For this reason, the USB clock must be multiplied by a certain number of cycles when accessing registers of this module via the internal bus. The number of access waits should be adjusted to produce at least the approximate value shown below: 83.4 ns (USB clock × 4 cycles) when the size of access is 32 bits, 41.7 ns (USB clock × 2 cycles) when the size of access is 16 bits, or 20.8 ns (USB clock × 1 cycle) when the size of access is 8 bits.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	-		-	_	-	-	-	-	—	-	_		BWAI	T[3:0]	
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W
				Initia	I											
Bit	Bit	Name		Value	e	R/W	De	escrip	otion							
15 to 4	_			All 0		R	Re	serve	ed							
							Th sh	ese b ould a	oits are always	e alwa s be 0	iys rea	ad as	0. The	e write	value	9
3 to 0	BW	AIT[3:	0]	1111		R/W	Βι	ıs Wa	it betv	veen l	DMAC	and	FIFO			
							Or	n a B¢	basis	, set	the nu	mber	of wa	its ne	eded	when
							ac	cessi	ng reg	isters	of this	s mod	lule vi	a the	ntern	al
							bu	s.								
							00	00: 0) wait	(acce	ssing	two c	ycles (on a E	₿∳ bas	sis)
							00	01:	1 wait	(acce	ssing	three	cycles	s on a	Bø ba	asis)
							00	10: 2	2 waits	s (acc	essing	four	cycles	s on a	Bø ba	asis)
							:									
							11	11: -	15 wai	ts (ac	cessir	ig 17	cycles	on a	Bø ba	asis)
							No	ote:	Be su routin the Bo	re to s e of th þ and	set thi nis mo acces	s bit ir dule t s size	n the i by taki e.	nitializ ng int	ation o acc	ount



17.4 Operation

17.4.1 System Control and Oscillation Control

This section describes the register operations that are necessary to the initial settings of this module, and the registers necessary for power consumption control.

(1) Resets

Table 17.16 lists the types of controller resets. For the initialized states of the registers following the reset operations, see section 17.3, Register Description.

Name	Operation
Power-on reset	Low level input from the $\overline{\text{RESETP}}$ pin or writing of 1 to the RST bit in USBEXR.
	Note: Power-on resets described in this manual include resets using the RST bit as well as those using the $\overline{\text{RESETP}}$ pin
USB bus reset	Automatically detected by this module from the D+ and D– lines when the function controller function is selected

Table 17.16 Types of Reset

(2) Controller Function Selection

This module can select the host controller function or function controller function using the DCFM bit in SYSCFG. Changing the DCFM bit should be done in the initial settings immediately after a power-on reset or in the D+ pull-up disabled (DPRPU = 0) and D + /D – pull-down disabled (DRPD = 0) state.

(3) Enabling High-Speed Operation

This module can select a USB communication speed (communication bit rate) using software. When the host controller function is selected, either of the high-speed operation or full-speed/lowspeed operation can be selected. In order to enable the high-speed operation for this module, the HSE bit in SYSCFG should be set to 1. If high-speed mode has been enabled, this module executes the reset handshake protocol, and the USB communication speed is set automatically. The results of the reset handshake can be confirmed using the RHST bit in DVSTCTR.

If high-speed operation has been disabled, this module operates at full-speed or low-speed. If the function controller function is also selected, this module operates at full-speed.

Changing the HSE bit should be done between the ATTCH interrupt detection and bus reset execution when the host controller function is selected, or with the D+ line pull-up disabled (DPRPU = 0) when the host controller function is selected.

(4) USB Data Bus Resistor Control

Figure 17.1 shows a diagram of the connections between this module and the USB connectors.

This module incorporates a pull-up resistor for the D+ signal and a pull-down resistor for the D+ and D- signals. These signals can be pulled up or down using the DPRPU and DRPD bits in SYSCFG.

This module controls the terminal resistor for the D+ and D- signals during high-speed operation and the output resistor for the signals during full-speed operation. This module automatically switches the resistor after connection with the host controller or peripheral device by means of reset handshake, suspended state and resume detection.

When the function controller function is selected and the DPRPU bit in SYSCFG is cleared to 0 during communication with the host controller, the pull-up resistor (or the terminal resistor) of the USB data line is disabled, making it possible to notify the USB host of the device disconnection.





Figure 17.1 UBS Connector Connection

17.4.2 Interrupt Functions

Table 17.17 lists the interrupt generation conditions for this module.

When an interrupt generation condition is satisfied and the interrupt output is enabled using the corresponding interrupt enable register, this module issues a USB interrupt request to the INTC.

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
VBINT	VBUS interrupt	When a change in the state of the VBUS input pin has been detected (low to high or high to low)	Host,	VBSTS
			function	
RESM	Resume interrupt	When a change in the state of the USB bus has been detected in the suspended state	Function	
		(J-state to K-state or J-state to SE0)		
SOFR	Frame number update interrupt	When the host controller function is selected:	Host,	_
			function	
		 When an SOF packet with a different frame number has been transmitted 		
		When the function controller function is selected:		
		• SOFRM = 0:		
		When an SOF packet with a different frame number is received		
		• SOFRM = 1:		
		When the SOF with the μ frame number 0 cannot be received due to a corruption of a packet		
DVST	Device state transition interrupt	When a device state transition is detected	Function	DVSQ
		A USB bus reset detected		
		The suspend state detected		
		SET_ADDRESS request received		
		SET_CONFIGURATION request		
		received		

Table 17.17 Interrupt Generation Conditions

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
CTRT	Control transfer stage transition interrupt	 When a stage transition is detected in control transfer Setup stage completed Control write transfer status stage transition Control read transfer status stage transition Control transfer completed A control transfer sequence error occurred 	Function	CTSQ
BEMP	Buffer empty interrupt	 When transmission of all of the data in the buffer memory has been completed When an excessive maximum packet size error has been detected 	Host, Function	BEMPSTS. PIPEBEMP
NRDY	Buffer not ready interrupt	 When the host controller function is selected: When STALL is received from the peripheral side for the issued token When a response cannot be received correctly from the peripheral side for the issued token (No response is returned three consecutive times or a packet reception error occurred three consecutive times.) When an overrun/underrun occurred during isochronous transfer When the function controller function is selected: When NAK is returned for an IN/OUT/PING token. When a CRC error or a bit stuffing error occurred during data 	Host, function	NRDYSTS. PIPENRDY

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
		 reception in isochronous transfer When an overrun/underrun occurred during data reception in isochronous transfer 		
BRDY	Buffer ready interrupt	When the buffer is ready (reading or writing is enabled)	Host, function	BRDYSYS PIPEBRDY
BCHG	Bus change interrupt	When a change of USB bus state is detected	Host, function	_
DTCH	Disconnection detection during full-speed operation	When disconnection of a peripheral device during full-speed operation is detected	Host	_
ATTCH	Device connection detection	When J-state or K-state is detected on the USB port for 2.5 μ s.	Host	_
		Used for checking whether a peripheral device is connected.		
EOFERR	EOF error detection	When EOF error of a peripheral device is detected	Host	_
SACK	Normal setup operation	When the normal response (ACK) for the setup transaction is received	Host	_
SIGN	Setup error	When a setup transaction error (no response or ACK packet corruption) is detected three consecutive times.	Host	—

Note: All the bits without register name indication are in INTSTS0.





Figure 17.2 shows a diagram relating to interrupts of this module.

Figure 17.2 Items Relating to Interrupts

RENESAS

(1) **BRDY Interrupt**

The BRDY interrupt is generated when either of the host controller function or function controller function is selected. The following shows the conditions under which this module sets 1 to a corresponding bit in BRDYSTS. Under this condition, this module generates BRDY interrupt, if software sets the PIPEBRDYE bit in BRDYENB that corresponds to the pipe to 1 and the BRDYE bit in INTENB0 to 1.

The conditions for generating and clearing the BRDY interrupt depend on the settings of the BRDYM bit and BFRE bit for the pertinent pipe as described below.

(a) When the BRDYM bit is 0 and BFRE bit is 0

With these settings, the BRDY interrupt indicates that the FIFO port is accessible.

On any of the following conditions, this module generates the internal BRDY interrupt request trigger and sets 1 to the PIPEBRDY bit corresponding to the pertinent pipe.

- (i) For the pipe in the transmitting direction:
 - When software changes the DIR bit from 0 to 1.
 - When packet transmission is completed using the pertinent pipe when write-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS bit is read as 0).
 - In continuous transmission/reception mode, the request trigger is generated on completion of transmitting data of one plane of the FIFO buffer.
 - When one FIFO buffer is empty on completion of writing data to the other FIFO buffer in double buffer mode.
 - The request trigger is not generated until completion of writing data to the currently-written FIFO buffer plane even if transmission to the other FIFO buffer is completed.
 - When the hardware flushes the buffer of the pipe for isochronous transfers.
 - When 1 is written to the ACLRM bit, which causes the FIFO buffer to make transition from the write-disabled to write-enabled state.

The request trigger is not generated for the DCP (that is, during data transmission for control transfers).



- (ii) For the pipe in the receiving direction:
 - When packet reception is completed successfully thus enabling the FIFO buffer to be read when read-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS bit is read as 0).

The request trigger is not generated for the transaction in which DATA-PID disagreement occurs.

In continuous transmission/reception mode, the request trigger is not generated when the data is of the specified maximum packet size and the buffer has available space.

When a short packet is received, the request trigger is generated even if the FIFO buffer has available space.

When the transaction counter is used, the request trigger is generated on receiving the specified number of packets. In this case, the request trigger is generated even if the FIFO buffer has available space.

 When one FIFO buffer is read-enabled on completion of reading data from the other FIFO buffer in double buffer mode.

The request trigger is not generated until completion of reading data from the currentlyread FIFO buffer plane even if reception by the other FIFO buffer is completed.

When the function controller function is selected, the BRDY interrupt is not generated in the status stage of control transfers.

The PIPEBRDY interrupt status of the pertinent pipe can be cleared to 0 by writing 0 to the corresponding PIPEBRDY interrupt status bit in the BRDYSTS register through software. In this case, 1s should be written to the PIPEBRDY interrupt status bits for the other pipes. Be sure to clear the BRDY status before accessing the FIFO buffer.
(b) When the BRDYM bit is 0 and the BFRE bit is 1

With these settings, this module generates the BRDY interrupt on completion of reading all the data for a single transfer using the pipe in the receiving direction, and sets 1 to the PIPEBRDY bit corresponding to the pertinent pipe.

On any of the following conditions, this module determines that the last data for a single transfer has been received.

- When a short packet including a zero-length packet is received.
- When the transaction counter register (TRNCNT bits) is used and the number of packets specified by the TRNCNT bits are completely received.

When the pertinent data is completely read out after any of the above determination conditions has been satisfied, this module determines that all the data for a single transfer has been completely read out.

When a zero-length packet is received when the FIFO buffer is empty, this module determines that all the data for a single transfer has been completely read out upon passing the zero-length packet data to the CPU. In this case, to start the next transfer, write 1 to the BCLR bit in the corresponding FIFOCTR register through software.

With these settings, this module does not detect the BRDY interrupt for the pipe in the transmitting direction.

The PIPEBRDY interrupt status of the pertinent pipe can be cleared to 0 by writing 0 to the corresponding PIPEBRDY interrupt status bit through software. In this case, 1s should be written to the PIPEBRDY interrupt status bits for the other pipes.

In this mode, the BFRE bit setting should not be modified until all the data for a single transfer has been processed. When it is necessary to modify the BFRE bit before completion of processing, all the FIFO buffers for the pertinent pipe should be cleared using the ACLRM bit.



(c) When the BRDYM bit is 1 and the BFRE bit is 0

With these settings, the PIPEBRDY values are linked to the BSTS bit settings for each pipe. In other words, the BRDY interrupt status bits (PIPEBRDY) are set to 1 or 0 by this module depending on the FIFO buffer status.

(i) For the pipe in the transmitting direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is write-enabled and are set to 0 when write-disabled.

However, the BRDY interrupt is not generated if the DCP in the transmitting direction is writeenabled.

(ii) For the pipe in the receiving direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is read-enabled and are set to 0 when all the data have been read (read-disabled).

When a zero-length packet is received when the FIFO buffer is empty, the pertinent bit is set to 1 and the BRDY interrupt is continuously generated until BCLR = 1 is written through software. With this setting, the PIPEBRDY bit cannot be cleared to 0 through software. When BRDYM is set to 1, all of the BFRE bits (for all pipes) should be cleared to 0.

Figure 17.3 shows the timing at which the BRDY interrupt is generated.



(1) Zero-length pac (short packet re	ket reception or dat ception/transaction	a packet reception v counter completion/	vhen BFRE = 0 buffer full)		
USB bus	Token packet	Zero-length packet/ short data packet/ data packet (full) (transaction count)	ACK handshake		
BRDY interrupt		A BRDY interru because readin is enabled.	pt is generated		
(2) Data packet rec	eption when BFRE	= 1 (short packet re	ception/transaction coun	ter completion)	
USB bus	Token packet	Short data packet/ data packet (transaction count)	ACK handshake	Buffer read	
BRDY			A BRDY interrupt is ge because the transfer h	nerated a s ended.	
(3) Packet transmis	sion				
USB bus	Buffer write	Token packet	Data packet	ACK handshake	
BRDY			A BRDY interrupt is ge because writing to the	nerated buffer is enabled.	

Figure 17.3 Timing at which a BRDY Interrupt is Generated



(2) NRDY Interrupt

On generating the internal NRDY interrupt request for the pipe whose PID bits are set to BUF by software, this module sets the corresponding PIPENRDY bit in NRDYSTS to 1. If the corresponding bit in NRDYENB is set to 1 by software, this module sets the NRDY bit in INTSTS0 to 1, allowing the USB interrupt to be generated.

The following describes the conditions on which this module generates the internal NRDY interrupt request for a given pipe.

However, the internal NRDY interrupt request is not generated during setup transaction execution when the host controller function is selected. During setup transactions when the host controller function is selected, the SACK or SIGN interrupt is detected.

The internal NRDY interrupt request is not generated during status stage execution of the control transfer when the function controller function is selected.

(a) When the host controller function is selected and when the connection is used in which no split transactions occur

(i) For the pipe in the transmitting direction:

On any of the following conditions, this module detects the NRDY interrupt.

— For the pipe for isochronous transfers, when the time to issue an OUT token comes in a state in which there is no data to be transmitted in the FIFO buffer.

In this case, this module transmits a zero-length packet following the OUT token, setting the corresponding PIPENRDY bit and the OVRN bit to 1.

— During communications other than setup transactions using the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device (when timeout is detected before detection of the handshake packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.

In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK.

 During communications other than setup transactions, when the STALL handshake is received from the peripheral device (including the STALL handshake in response to PING in addition to the STALL handshake in response to OUT).

In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to STALL (11).

- (ii) For the pipe in the receiving direction
 - For the pipe for isochronous transfers, when the time to issue an IN token comes in a state in which there is no space available in the FIFO buffer.

In this case, this module discards the received data for the IN token, setting the PIPENRDY bit of the corresponding pipe and the OVRN bit to 1.

When a packet error is detected in the received data for the IN token, this module also sets the CRCE bit to 1.

— For the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device for the IN token issued by this module (when timeout is detected before detection of the DATA packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.

In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK.

- For the pipe for isochronous transfers, when no response is returned from the peripheral device for the IN token (when timeout is detected before detection of the DATA packet from the peripheral device) or an error is detected in the packet from the peripheral device. In this case, this module sets the corresponding PIPENRDY bit to 1. (The setting of the PID bits of the corresponding pipe to NAK is not modified.)
- For the pipe for isochronous transfers, when a CRC error or a bit stuffing error is detected in the received data packet.

In this case, this module sets the corresponding PIPENRDY bit and CRCE bit to 1.

— When the STALL handshake is received.

In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to STALL.



(b) When the host controller function is selected and when the connection is used in which split transactions occur

- (i) For the pipe in the transmitting direction:
 - For the pipe for isochronous transfers, when the time to issue an OUT token comes in a state in which there is no data to be transmitted in the FIFO buffer.
 In this case, this module transmits a zero-length packet following the OUT token, setting the corresponding PIPENRDY bit and the OVRN bit to 1 at the issuance of the start-split
 - transaction (S-SPLIT).
 For the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the HUB for the S-SPLIT or complete-split transaction (C-SPLIT) (when timeout is detected before detected in the HUB) and 2) an error is detected in the

before detection of the handshake packet from the HUB) and 2) an error is detected in the packet from the HUB.

In this case, this module sets the PIPENRDY bit of the corresponding pipe to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK.

If the NRDY interrupt is detected when the C-SPLIT is issued, this module clears the CSSTS bit to 0.

- When the STALL handshake is received in response to the C-SPLIT.

In this case, this module sets the corresponding PIPENRDY bit to 1, modifies the setting of the PID bits of the corresponding pipe to STALL (11) and clears the CSSTS bit to 0. This interrupt is not detected for SETUP transactions.

— When the NYET is received in response to the C-SPLIT and the microframe number = 4. In this case, this module sets the corresponding PIPENRDY bit to 1 and clears the CSSTS bit to 0 (does not modify the setting of the PID bits).

- (ii) For the pipe in the receiving direction:
 - For the pipe for isochronous transfers, when the time to issue an IN token comes in a state in which there is no space available in the FIFO buffer.

In this case, this module discards the received data for the IN token, setting the corresponding PIPENRDY bit and the OVRN bit to 1 at the issuance of the S-SPLIT.

— During bulk-pipe transfers or the transfers other than SETUP transactions with the DCP, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the HUB for the IN token issued by this module at the issuance of S-SPLIT or C-SPLIT (when timeout is detected before detection of the DATA packet from the HUB) and 2) an error is detected in the packet from the HUB.

In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK. When the condition is generated during the C-SPLIT transaction, this module clears the CSSTS bit to 0.

— During the C-SPLIT transaction for the pipe for isochronous transfers or interrupt transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the HUB for the IN token issued by this module (when timeout is detected before detection of the DATA packet from the HUB) and 2) an error is detected in the packet from the HUB.

On generating this condition for the pipe for interrupt transfers, this module sets the corresponding PIPENRDY bit to 1, modifies the setting of the PID bits of the corresponding pipe to NAK and clears the CSSTS bit to 0.

On generating this condition for the pipe for isochronous transfers, this module sets the corresponding PIPENRDY bit to 1 and CRCE bit to 1, and clears the CSSTS bit to 0 (does not modify the setting of the PID bits).

— During the C-SPLIT transaction, when the STALL handshake is received for the pipe for the transfers other than isochronous transfers.

In this case, this module sets the corresponding PIPENRDY bit to 1, modifies the setting of the PID bits of the corresponding pipe to STALL (11) and clears the CSSTS bit to 0.

— During the C-SPLIT transaction, when the NYET handshake is received for the pipe for the isochronous transfers or interrupt transfers and the microframe number = 4.

In this case, this module sets the corresponding PIPENRDY bit to 1 and CRCE bit to 1, and clears the CSSTS bit to 0 (does not modify the setting of the PID bits).



(c) When the function controller function is selected

(i) For the pipe in the transmitting direction:

— On receiving an IN token when there is no data to be transmitted in the FIFO buffer. In this case, this module generates a NRDY interrupt request at the reception of the IN token, setting the PIPENRDY bit to 1. For the pipe for the isochronous transfers in which an interrupt is generated, this module transmits a zero-length packet, setting the OVRN bit to 1.

(ii) For the pipe in the receiving direction:

On receiving an OUT token when there is no space available in the FIFO buffer.
 For the pipe for the isochronous transfers in which an interrupt is generated, this module generates a NRDY interrupt request, setting the PIPENRDY bit to 1 and OVRN bit to 1.
 For the pipe for the transfers other than isochronous transfers in which an interrupt is generated, this module generates a NRDY interrupt request when a NAK handshake is transferred after the data following the OUT token was received, setting the PIPENRDY bit to 1.

However, during re-transmission (due to DATA-PID disagreement), the NRDY interrupt request is not generated. In addition, if an error occurs in the DATA packet, the NRDY interrupt request is not generated.

- On receiving a PING token when there is no space available in the FIFO buffer.
 In this case, this module generates a NRDY interrupt request at the reception of the PING token, setting the PIPENRDY bit to 1.
- For the pipe for isochronous transfers, when a token is not received normally within an interval frame.

In this case, this module generates a NRDY interrupt request, setting the PIPENRDY bit to 1.

Figure 17.4 shows the timing at which an NRDY interrupt is generated when the function controller function is selected.

(1) Data transmission
USB bus IN token packet NAK handshake
NRDY interrupt
(2) Data reception: OUT token reception
USB bus
NRDY interrupt
(CRC error, etc)
(3) Data reception: PING token reception USB bus PING packet NAK handshake
NRDY interrupt

Figure 17.4 Timing at which NRDY Interrupt is Generated when Function Controller Function is Selected



(3) **BEMP Interrupt**

On generating the BEMP interrupt for the pipe whose PID bits are set to BUF by software, this module sets the corresponding PIPEBEMP bit in BEMPSTS to 1. If the corresponding bit in BEMPENB is set to 1 by software, this module sets the BEMP bit in INTSTS0 to 1, allowing the USB interrupt to be generated.

The following describes the conditions on which this module generates the internal BEMP interrupt request.

- (a) For the pipe in the transmitting direction, when the FIFO buffer of the corresponding pipe is empty on completion of transmission (including zero-length packet transmission). In single buffer mode, the internal BEMP interrupt request is generated simultaneously with the BRDY interrupt for the pipe other than DCP. However, the internal BEMP interrupt request is not generated on any of the following conditions.
 - When software (DMAC) has already started writing data to the FIFO buffer of the CPU on completion of transmitting data of one plane in double buffer mode.
 - When the buffer is cleared (emptied) by setting the ACLRM or BCLR bit to 1.
 - When IN transfer (zero-length packet transmission) is performed during the control transfer status stage in function controller mode.
- (b) For the pipe in the receiving direction:

When the successfully-received data packet size exceeds the specified maximum packet size. In this case, this module generates the BEMP interrupt request, setting the corresponding PIPEBEMP bit to 1, and discards the received data and modifies the setting of the PID bits of the corresponding pipe to STALL (11).

Here, this module returns no response when used as the host controller, and returns STALL response when used as the function controller.

However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When a CRC error or bit stuffing error is detected in the received data.
- When a setup transaction is being performed.Writing 0 to the PIPEBEMP bit clears the status; writing 1 to the PIPEBEMP bit has no effect.

Figure 17.5 shows the timing at which a BEMP interrupt is generated when the function controller function has been selected.



Figure 17.5 Timing at which BEMP Interrupt is Generated when Function Controller Function is Selected

(4) Device State Transition Interrupt

Figure 17.6 shows a diagram of this module device state transitions. This module controls device states and generates device state transition interrupts. However, recovery from the suspended state (resume signal detection) is detected by means of the resume interrupt. The device state transition interrupts can be enabled or disabled individually using INTENB0. The device state that made a transition can be confirmed using the DVSQ bit in INTSTS0.

To make a transition to the default state, the device state transition interrupt is generated after the reset handshake protocol has been completed.

Device state can be controlled only when the function controller function is selected. Also, the device state transition interrupts can be generated only when the function controller function is selected.





Figure 17.6 Device State Transitions

RENESAS

(5) Control Transfer Stage Transition Interrupt

Figure 17.7 shows a diagram of how this module handles the control transfer stage transition. This module controls the control transfer sequence and generates control transfer stage transition interrupts. Control transfer stage transition interrupts can be enabled or disabled individually using INTENB0. The transfer stage that made a transition can be confirmed using the CTSQ bit in INTSTS0.

The control transfer stage transition interrupts are generated only when the function controller function is selected.

The control transfer sequence errors are described below. If an error occurs, the PID bit in DCPCTR is set to B'1x (STALL).

(a) During control read transfers

- At the IN token of the data stage, an OUT or PING token is received when there have been no data transfers at all.
- An IN token is received at the status stage
- A packet is received at the status stage for which the data packet is DATAPID = DATA0

(b) During control write transfers

- At the OUT token of the data stage, an IN token is received when there have been no ACK response at all
- A packet is received at the data stage for which the first data packet is DATAPID = DATA0
- At the status stage, an OUT or PING token is received



(c) During no-data control transfers

- At the status stage, an OUT or PING token is received

At the control write transfer stage, if the number of receive data exceeds the wLength value of the USB request, it cannot be recognized as a control transfer sequence error. At the control read transfer status stage, packets other than zero-length packets are received by an ACK response and the transfer ends normally.

When a CTRT interrupt occurs in response to a sequence error (SERR = 1), the CTSQ = 110 value is retained until CTRT = 0 is written from the system (the interrupt status is cleared). Therefore, while CTSQ = 110 is being held, the CTRT interrupt that ends the setup stage will not be generated even if a new USB request is received. (This module retains the setup stage end, and after the interrupt status has been cleared by software, a setup stage end interrupt is generated.)



Figure 17.7 Control Transfer Stage Transitions

RENESAS

(6) Frame Update Interrupt

Figure 17.8 shows an example of the SOFR interrupt output timing of this module. With the host controller function selected, an interrupt is generated at the timing at which the frame number is updated. With the function controller function selected, the SOFR interrupt is generated when the frame number is updated.

When the function controller function is selected, this module updates the frame number and generates an SOFR interrupt if it detects a new SOF packet during full-speed operation. During high-speed operation, however, this module does not update the frame number, or generates no SOFR interrupt until the module enters the μ SOF locked state. Also, the SOF interpolation function is not activated. The μ SOF lock state is the state in which μ SOF packets with different frame numbers are received twice continuously without error occurrence.

The conditions under which the μ SOF lock monitoring begins and stops are as follows.

- 1. Conditions under which μ SOF lock monitoring begins USBE = 1
- 2. Conditions under which μ SOF lock monitoring stops USBE = 0, a USB bus reset is received, or suspended state is detected.

Peripheral Device	SOF interpolation
μSOF packet	
μSOF number	6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1
Frame number	3 4 6
SOFR interrupt	SOF interpolation function
μSOF lock	SOF interpolation SOF interpolation
μ SOF packet μ SOF number	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $
μSOF lock	
SOFR interrupt	Not locked I Not locked SOF interpolation, missing

Figure 17.8 Example of SOFR Interrupt Output Timing



(7) VBUS Interrupt

If there has been a change in the VBUS pin, the VBUS interrupt is generated. The level of the VBUS pin can be checked with the VBSTS bit in INTSTS0. Whether the host controller is connected or disconnected can be confirmed using the VBUS interrupt. However, if the system is activated with the host controller connected, the first VBUS interrupt is not generated because there is no change in the VBUS pin.

(8) Resume Interrupt

The RESM interrupt is generated when the device state is the suspended state, and the USB bus state has changed (from J-state to K-state, or from J-state to SE0). Recovery from the suspended state is detected by means of the resume interrupt.

(9) BCHG Interrupt

The BCHG interrupt is generated when the USB bus state has changed. The BCHG interrupt can be used to detect whether or not the peripheral device is connected when the host controller function has been selected and can also be used to detect a remote wakeup. The BCHG interrupt is generated regardless of whether the host controller function or function controller function has been selected.

(10) DTCH Interrupt

The DTCH interrupt is generated if disconnection of the USB bus is detected when the host controller function has been selected. This module detects bus disconnection based on USB Specification 2.0.

After detecting the DTCH interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Software should terminate all the pipes in which communications are currently carried out for the pertinent port and make a transition to the wait state for bus connection to the pertinent port (wait state for ATTCH interrupt generation).

- (a) Modifies the UACT bit for the port in which a DTCH interrupt has been detected to 0.
- (b) Puts the port in which a DTCH interrupt has been generated into the idle state.



(11) SACK Interrupt

The SACK interrupt is generated when an ACK response for the transmitted setup packet has been received from the peripheral device with the host controller function selected. The SACK interrupt can be used to confirm that the setup transaction has been completed successfully.

(12) SIGN Interrupt

The SIGN interrupt is generated when an ACK response for the transmitted setup packet has not been correctly received from the peripheral device three consecutive times with the host controller function selected. The SIGN interrupt can be used to detect no ACK response transmitted from the peripheral device or corruption of an ACK packet.

(13) ATTCH Interrupt

The ATTCH interrupt is generated when J-state or K-state of the full-speed or low-speed level signal is detected on the USB port for 2.5 μ s in host controller mode. To be more specific, the ATTCH interrupt is detected on any of the following conditions.

- (a) When K-state, SE0, or SE1 changes to J-state, and J-state continues $2.5 \ \mu s$.
- (b) When J-state, SE0, or SE1 changes to K-state, and K-state continues $2.5 \ \mu s$.

(14) EOFERR Interrupt

The EOFERR interrupt is generated when it is detected that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0.

After detecting the EOFERR interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Software should terminate all the pipes in which communications are currently carried out for the pertinent port and perform re-enumeration of the pertinent port.

- (a) Modifies the UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- (b) Puts the port in which an EOFERR interrupt has been generated into the idle state.



17.4.3 Pipe Control

Table 17.18 lists the pipe setting items of this module. With USB data transfer, data transmission has to be carried out using the logic pipe called the endpoint. This module has ten pipes that are used for data transfer.

Settings should be entered for each of the pipes in conjunction with the specifications of the system.

Register Name	Bit Name	Setting Contents	Remarks
DCPCFG PIPECFG	TYPE	Specifies the transfer type	PIPE1 to PIPE9: Can be set
	BFRE	Selects the BRDY interrupt mode	PIPE1 to PIPE5: Can be set
	DBLB	Selects a double buffer	PIPE1 to PIPE5: Can be set
	CNTMD	Selects continuous	PIPE1 and PIPE2: Can be set (only when bulk transfer has been selected).
		transfer or non- continuous transfer	PIPE3 to PIPE5: Can be set
	DIR	Selects transfer direction	IN or OUT can be set
	EPNUM	Endpoint number	PIPE1 to PIPE9: Can be set
			A value other than 0000 should be set when the pipe is used.
	SHTNAK	Selects disabled state for pipe	PIPE1 and PIPE2: Can be set (only when bulk transfer has been selected)
		when transfer ends	PIPE3 to PIPE5: Can be set
PIPEBUF	BUFSIZE	Buffer memory	DCP: Cannot be set (fixed at 256 bytes)
		SIZE	PIPE1 to PIPE5: Can be set (a maximum of 2 kbytes can be specified)
			PIPE6 to PIPE9: Cannot be set (fixed at 64 bytes)

Table 17.18 Pipe Setting Items

Register Name	Bit Name	Setting Contents	Remarks
	BUFNMB	Buffer memory	DCP: Cannot be set (areas fixed at H'0 to H'3)
		number	PIPE1 to PIPE5: Can be set (can be specified in areas H'8 to H'7F)
			PIPE6 to PIPE9: Cannot be set (areas fixed at H'4 to H'7)
DCPMAXP PIPEMAXP	DEVSEL	Selects a device	Referenced only when the host controller function is selected.
	MXPS	Maximum packet size	Compliant with the USB standard.
PIPEPERI	IFIS	Buffer flush	PIPE1 and PIPE2: Can be set (only when isochronous transfer has been selected)
			PIPE3 to PIPE5: Cannot be set
			PIPE6 to PIPE9: Can be set (only when the host controller function has been selected)
	IITV	Interval counter	PIPE1 and PIPE2: Can be set (only when isochronous transfer has been selected)
			PIPE3 to PIPE5: Cannot be set
			PIPE6 to PIPE9: Can be set (only when the host controller function has been selected)
DCPCTR PIPEnCTR	BSTS	Buffer status	For the DCP, receive buffer status and transmit buffer status are switched with the ISEL bit.
	INBUFM	IN buffer monitor	Mounted for PIPE3 to PIPE5.
	SUREQ	SETUP request	Can be set only for the DCP.
			Can be controlled only when the host controller function has been selected.
	SUREQCLR	SUREQ clear	Can be set only for the DCP.
			Can be controlled only when the host controller function has been selected.
	CSCLR	CSSTS clear	Can be controlled only when the host controller function has been selected.
	CSSTS	SPLIT status indication	Can be referenced only when the host controller function has been selected.



Section 17 l	JSB 2.0 Host/Function	Module (USB)
--------------	------------------------------	--------------

Register Name	Bit Name	Setting Contents	Remarks
	ATREPM	Auto response	PIPE1 to PIPE5: Can be set
		mode	Can be controlled only when the function controller function has been selected.
DCPCTR	ACLRM	Auto buffer clear	PIPE1 to PIPE9: Can be set
PIPEnCTR			
	SQCLR	Sequence clear	Clears the data toggle bit
	SQSET	Sequence set	Sets the data toggle bit
	SQMON	Sequence monitor	Monitors the data toggle bit
	PBUSY	Pipe busy status	
	PID	Response PID	See section 17.4.3 (6), Response PID
PIPEnTRE	TRENB	Transaction counter enable	PIPE1 to PIPE5: Can be set
	TRCLR	Current transaction counter clear	PIPE1 to PIPE5: Can be set
PIPEnTRN	TRNCNT	Transaction counter	PIPE1 to PIPE5: Can be set

(1) Pipe control register switching procedures

The following bits in the pipe control registers can be modified only when USB communication is disabled (PID = NAK):

Registers that Should Not be Set in the USB Communication Enabled (PID = BUF) State

- Bits in DCPCFG and DCPMAXP
- The SQCLR and SQSET bits in DCPCTR
- Bits in PIPECFG, PIPEBUF, PIPEMAXP and PIPEPERI
- The ATREPM, ACLRM, SQCLR and SQSET bits in PIPExCTR
- Bits in PIPExTRE and PIPExTRN

In order to modify the above bits from the USB communication enabled (PID = BUF) state, follow the procedure shown below:

- 1. Generate a bit modification request with the pipe control register.
- 2. Modify the PID corresponding to the pipe to NAK.
- 3. Wait until the corresponding CSSTS bit is cleared to 0 (only when the host controller function has been selected).
- 4. Wait until the corresponding PBUSY bit is cleared to 0.
- 5. Modify the bits in the pipe control register.

The following bits in the pipe control registers can be modified only when the pertinent information has not been set by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and D1FIFOSEL.

Registers that Should Not be Set When CURPIPE in FIFO-PORT is set.

- Bits in DCPCFG and DCPMAXP
- Bits in PIPECFG, PIPEBUF, PIPEMAXP and PIPEPERI

In order to modify pipe information, the CURPIPE bits should be set to the pipes other than the pipe to be modified. For the DCP, the buffer should be cleared using BCLR after the pipe information is modified.



(2) Transfer Types

The TYPE bit in PIPEPCFG is used to specify the transfer type for each pipe. The transfer types that can be set for the pipes are as follows.

- 1. DCP: No setting is necessary (fixed at control transfer).
- 2. PIPE1 and PIPE2: These should be set to bulk transfer or isochronous transfer.
- 3. PIPE3 to PIPE5: These should be set to bulk transfer.
- 4. PIPE6 to PIPE9: These should be set to interrupt transfer.

(3) Endpoint Number

The EPNUM bit in PIPEPCFG is used to set the endpoint number for each pipe. The DCP is fixed at endpoint 0. The other pipes can be set from endpoint 1 to endpoint 15.

- 1. DCP: No setting is necessary (fixed at end point 0).
- 2. PIPE1 to PIPE9: The endpoint numbers from 1 to 15 should be selected and set. These should be set so that the combination of the DIR bit and EPNUM bit is unique.

(4) Maximum Packet Size Setting

The MXPS bit in DCPMAXP and PIPEMAXP is used to specify the maximum packet size for each pipe. DCP and PIPE1 to PIPE5 can be set to any of the maximum pipe sizes defined by the USB specification. For PIPE6 to PIPE9, 64 bytes are the upper limit of the maximum packet size. The maximum packet size should be set before beginning the transfer (PID = BUF).

- 1. DCP: 64 should be set when using high-speed operation.
- 2. DCP: Select and set 8, 16, 32, or 64 when using full-speed operation.
- 3. PIPE1 to PIPE5: 512 should be set when using high-speed bulk transfer.
- 4. PIPE1 to PIPE5: Select and set 8, 16, 32, or 64 when using full-speed bulk transfer.
- 5. PIPE1 and PIPE2: Set a value between 1 and 1024 when using high-speed isochronous transfer.
- 6. PIPE1 and PIPE2: Set a value between 1 and 1023 when using full-speed isochronous transfer.
- 7. PIPE6 to PIPE9: Set a value between 1 and 64.

The high bandwidth transfers used with interrupt transfers and isochronous transfers are not supported.

(5) Transaction Counter (For PIPE1 to PIPE5 in Reading Direction)

When the specified number of transactions have been completed in the data packet receiving direction, this module recognizes that the transfer has ended. The transaction counter function is available when the pipes assigned to the DOFIFO/D1FIFO port have been set in the direction of reading data from the buffer memory. Two transaction counters are provided: one is the TRNCNT register that specifies the number of transactions to be executed and the other is the current counter that internally counts the number of executed transactions. When the current counter value matches the number of the transaction counter function is initialized by the TRCLR bit, so that the transactions can be counted again starting from the beginning. The information read from TRNCNT differs depending on the setting of the TRENB bit.

- TRENB = 0: The specified transaction counter value can be read.
- TRENB = 1: The current counter value indicating the internally counted number of executed transactions can be read.

When operating the TRCLR bit, the following should be noted.

- If the transactions are being counted and PID = BUF, the current counter cannot be cleared.
- If there is any data left in the buffer, the current counter cannot be cleared.

(6) Response PID

The PID bits in DCPCTR and PIPEnCTR are used to set the response PID for each pipe.

The following shows this module operation with various response PID settings:

(a) Response PID settings when the host controller function is selected:

The response PID is used to specify the execution of transactions.

- (i) NAK setting: Using pipes is disabled. No transaction is executed.
- BUF setting: Transactions are executed based on the status of the buffer memory. For OUT direction: If there are transmit data in the buffer memory, an OUT token is issued.
 For IN direction: If there is an area to receive data in the buffer memory, an IN token is issued.
- (iii) STALL setting: Using pipes is disabled. No transaction is executed.

Setup transactions for the DCP are set with the SUREQ bit.

(b) Response PID settings when the function controller function is selected:

The response PID is used to specify the response to transactions from the host.

- (i) NAK setting: The NAK response is always returned in response to the generated transaction.
- (ii) BUF setting: Responses are made to transactions based on the status of the buffer memory.
- (iii) STALL setting: The STALL response is always returned in response to the generated transaction.

For setup transactions, an ACK response is always returned, regardless of the PID setting, and the USB request is stored in the register.

This module may carry out writing to the PID bits, depending on the results of the transaction.

(c) When the host controller function has been selected and the response PID is set by hardware:

- (i) NAK setting: In the following cases, PID = NAK is set and issuing of tokens is automatically stopped:
- When a transfer other than isochronous transfer has been performed and the NRDY interrupt is generated. (For details, see descriptions of the NRDY interrupt.)
- If a short packet is received when the SHTNAK bit in PIPECFG has been set to 1 for bulk transfer.
- If the transaction counter ended when the SHTNAK bit has been set to 1 for bulk transfer.
- (ii) BUF setting: There is no BUF writing by this module.
- (iii) STALL setting: In the following cases, PID = STALL is set and issuing of tokens is automatically stopped:
- When STALL is received in response to the transmitted token.
- When the size of the receive data packet exceeds the maximum packet size.



(d) When the function controller function has been selected and the response PID is set by hardware:

- (i) NAK setting: In the following cases, PID = NAK is set and NAK is always returned in response to transactions:
- When the SETUP token is received normally (DCP only).
- If the transaction counter ended or a short packet is received when the SHTNAK bit in PIPECFG has been set to 1 for bulk transfer.
- (ii) BUF setting: There is no BUF writing by this module.
- (iii) STALL setting: In the following cases, PID = STALL is set and STALL is always returned in response to transactions:
- When the size of the receive data packet exceeds the maximum packet size.
- When a control transfer sequence error has been detected (DCP only).

(7) Data PID Sequence Bit

This module automatically toggles the sequence bit in the data PID when data is transferred normally in the control transfer data stage, bulk transfer and interrupt transfer. The sequence bit of the data PID that was transmitted can be confirmed with the SQMON bit in DCPCTR and PIPEnCTR. When data is transmitted, the sequence bit switches at the timing at which the ACK handshake is received. When data is received, the sequence bit switches at the timing at which the ACK handshake is transmitted. The SQCLR bit in DCPCTR and the SQSET bit in PIPEnCTR can be used to change the data PID sequence bit.

When the function controller function has been selected and control transfer is used, this module automatically sets the sequence bit when a stage transition is made. DATA0 is returned when the setup stage is ended and DATA1 is returned in a status stage. Therefore, software settings are not required. However, when the host controller function has been selected and control transfer is used, the sequence bit should be set by software at the stage transition.

For the Clearfeature request transmission or reception, the data PID sequence bit should be set by software, regardless of whether the host controller function or function controller function is selected.

With pipes for which isochronous transfer has been set, sequence bit operation cannot be carried out using the SQSET bit.



(8) Response PID = NAK Function

This module has a function that disables pipe operation (PID response = NAK) at the timing at which the final data packet of a transaction is received (this module automatically distinguishes this based on reception of a short packet or the transaction counter) by setting the SHTNAK bit in PIPECFG to 1.

When a double buffer is being used for the buffer memory, using this function enables reception of data packets in transfer units. If pipe operation has disabled, the pipe has to be set to the enabled state again (PID response = BUF) using software.

This function can be used only when bulk transfers are used.

(9) Auto Transfer MODE

With the pipes for bulk transfer (PIPE1 to PIPE5), when the ATREPM bit in PIPEnCTR is set to 1, a transition is made to auto response mode. During an OUT transfer (DIR = 0), OUT-NAK mode is entered, and during an IN transfer (DIR = 1), null auto response mode is entered.

(a) OUT-NAK Mode

With the pipes for bulk OUT transfer, NAK is returned in response to an OUT or PING token and an NRDY interrupt is output when the ATREPM bit is set to 1. To make a transition from normal mode to OUT-NAK mode, OUT-NAK mode should be specified in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, OUT-NAK mode becomes valid. However, if an OUT token is received immediately before pipe operation is disabled, the token data is normally received, and an ACK is retuned to the host.

To make a transition from OUT-NAK mode to normal mode, OUT-NAK mode should be canceled in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). In normal mode, reception of OUT data is enabled and an ACK is returned in response to a PING token if the buffer is ready to receive data.



(b) Null Auto Response Mode

With the pipes for bulk IN transfer, zero-length packets are continuously transmitted when the ATREPM bit is set to 1.

To make a transition from normal mode to null auto response mode, null auto response mode should be set in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, null auto response mode becomes valid. Before setting null auto response mode, INBUFM = 0 should be confirmed because the mode can be set only when the buffer is empty. If the INBUFM bit is 1, the buffer should be emptied with the ACLRM bit. While a transition to null auto response mode is being made, data should not be written from the FIFO port.

To make a transition from null auto response mode to normal mode, pipe operation disabled state (response PID = NAK) should be retained for the period of zero-length packet transmission (full-speed: 10 μ s, high-speed: 3 μ s) before canceling null auto response mode. In normal mode, data can be written from the FIFO port; therefore, packet transmission to the host is enabled by enabling pipe operation (response PID = BUF).



17.4.4 FIFO Buffer Memory

(1) FIFO Buffer Memory Allocation

Figure 17.9 shows an example of a FIFO buffer memory map for this module. The FIFO buffer memory is an area shared by the CPU and this module. In the FIFO buffer memory status, there are times when the access right to the buffer memory is allocated to the user system (CPU side), and times when it is allocated to this module (SIE side).

The buffer memory sets independent areas for each pipe. In the memory areas, 64 bytes comprise one block, and the memory areas are set using the first block number of the number of blocks (specified using the BUFNMB and BUFSIZE bits in PIPEBUF).

Independent buffer memory areas should be set for each pipe. Each memory area can be set using the first block number and the number of blocks (specified using the BUFNMB and BUFSIZE bits in PIPEBUF), where one block comprises 64 bytes.

When continuous transfer mode has been selected using the CNTMD bit in PIPEnCFG, the BUFSIZE bits should be set so that the buffer memory size should be an integral multiple of the maximum packet size. When double buffer mode has been selected using the DBLB bit in PIPEnCFG, two planes of the memory area specified using the BUFSIZE bits in PIPEBUF can be assigned to a single pipe.

Moreover, three FIFO ports are used for access to the buffer memory (reading and writing data). A pipe is assigned to the FIFO port by specifying the pipe number using the CURPIPE bit in C/DnFIFOSEL.

The buffer statuses of the various pipes can be confirmed using the BSTS bit in DCPCTR and the INBUFM bit in PIPEnCTR. Also, the access right of the FIFO port can be confirmed using the FRDY bit in CFIFOCTR or DnFIFOCTR.



Figure 17.9 Example of a Buffer Memory Map

(a) **Buffer Status**

Tables 17.19 and 17.20 show the buffer status. The buffer memory status can be confirmed using the BSTS bit in DCPCTR and the INBUFM bit in PIPEnCTR. The access direction for the buffer memory can be specified using either the DIR bit in PIPEnCFG or the ISEL bit in CFIFOSEL (when DCP is selected).

The INBUFM bit is valid for PIPE0 to PIPE5 in the sending direction.

For an IN pipe uses double buffer, software can refer the BSTS bit to monitor the buffer memory status of CPU side and the INBUFM bit to monitor the buffer memory status of SIE side. In the case like the BEMP interrupt may not shows the buffer empty status because the CPU (DMAC) writes data slowly, software can use the INBUFM bit to confirm the end of sending.

ISEL or DIR	BSTS	Buffer Memory State	
0 (receiving direction)	0	There is no received data, or data is being received.	
		Reading from the FIFO port is inhibited.	
0 (receiving direction)	1	There is received data, or a zero-length packet has been received.	
		Reading from the FIFO port is allowed.	
		However, because reading is not possible when a zero- length packet is received, the buffer must be cleared.	
1 (transmitting	0	The transmission has not been finished.	
direction)		Writing to the FIFO port is inhibited.	
1 (transmitting	1	The transmission has been finished.	
direction)		CPU write is allowed.	

Table 17.19 Buffer Status Indicated by the BSTS Bit

Table 17.20 Buffer Status Indicated by the INBUFM Bit

IDIR	INBUFM	Buffer Memory State
0 (receiving direction)	Invalid	Invalid
1 (transmitting direction)	0	The transmission has been finished.
		There is no waiting data to be transmitted.
1 (transmitting	1	The FIFO port has written data to the buffer.
direction)		There is data to be transmitted

(b) FIFO Buffer Clearing

Table 17.21 shows the clearing of the FIFO buffer memory by this module. The buffer memory can be cleared using the three bits indicated below.

Bit Name	BCLR	DCLRM	ACLRM
Register	CFIFOCTR	DnFIFOSEL	PIPEnCTR
	DnFIFOCTR		
Function	Clears the buffer memory on the CPU side	In this mode, after the data of the specified pipe has been read, the buffer memory is cleared automatically.	This is the auto buffer clear mode, in which all of the received packets are discarded.
Clearing method	Cleared by writing 1	1: Mode valid	1: Mode valid
		0: Mode invalid	0: Mode invalid

Table 17.21 List of Buffer Clearing Methods

(c) Buffer Areas

Table 17.22 shows the FIFO buffer memory map of this controller. The buffer memory has special fixed areas to which pipes are assigned in advance, and user areas that can be set by the user.

The buffer for the DCP is a special fixed area that is used both for control read transfers and control write transfers.

The PIPE6 to PIPE9 area is assigned in advance, but the area for pipes that are not being used can be assigned to PIPE1 to PIPE5 as a user area.

The settings should ensure that the various pipes do not overlap. Note that each area is twice as large as the setting value in the double buffer.

Also, the buffer size should not be specified using a value that is less than the maximum packet size.



Buffer Memory Number	Buffer Size	Pipe Setting	Note
H'0	64 bytes	Fixed area only for the DCP	Single buffer, continuous transfers enabled
H'1 to H'3		Prohibited to be used	_
H'4	64 bytes	Fixed area for PIPE6	Single buffer
H'5	64 bytes	Fixed area for PIPE7	Single buffer
H'6	64 bytes	Fixed area for PIPE8	Single buffer
H'7	64 bytes	Fixed area for PIPE9	Single buffer
H'8 to H'7F	Up to 7616 bytes	PIPE1 to PIPE5 user area	Double buffer can be set, continuous transfers enabled

Table 17.22 Buffer Memory Map

(d) Auto Buffer Clear Mode Function

With this module, all of the received data packets are discarded if the ACLRM bit in PIPEnCTR is set to 1. If a normal data packet has been received, the ACK response is returned to the host controller. This function can be set only in the buffer memory reading direction.

Also, if the ACLRM bit is set to 1 and then to 0, the buffer memory of the selected pipe can be cleared regardless of the access direction.

An access cycle of at least 100 ns is required between ACLRM = 1 and ACLRM = 0.

(e) Buffer Memory Specifications (Single/Double Setting)

Either a single or double buffer can be selected for PIPE1 to PIPE5, using the DBLB bit in PIPEnCFG. The double buffer is a function that assigns two memory areas specified with the BUFSIZE bit in PIPEBUF to the same pipe. Figure 17.10 shows an example of buffer memory settings for this module.





Figure 17.10 Example of Buffer Memory Settings

(f) Buffer Memory Operation (Continuous Transfer Setting)

Either the continuous transfer mode or the non-continuous transfer mode can be selected, using the CNTMD bit in PIPEnCFG. This selection is valid for PIPE1 to PIPE5.

The continuous transfer mode function is a function that sends and receives multiple transactions in succession. When the continuous transfer mode is set, data can be transferred without interrupts being issued to the CPU, up to the buffer sizes assigned for each of the pipes.

In the continuous sending mode, the data being written is divided into packets of the maximum packet size and sent. If the data being sent is less than the buffer size (short packet, or the integer multiple of the maximum packet size is less than the buffer size), BVAL = 1 must be set after the data being sent has been written.

In the continuous reception mode, interrupts are not issued during reception of packets up to the buffer size, until the transaction counter has ended, or a short packet is received.

Table 17.23 describes the relationship between the transfer mode settings by CNTMD bit and the timings at which reading data or transmitting data from the FIFO buffer is enabled.



Table 17.23 Relationship between Transfer Mode Settings by CNTMD Bit and Timings at which Reading Data or Transmitting Data from FIFO Buffer is Enabled

ontinuous or Non- When Reading Data or Transmitting Data is Enabled continuous Transfer lode				
Non-continuous transfer	In the receiving direction (DIR = 0), reading data from the FIFO buffer is enabled when:			
(CNTMD = 0)	This module receives one packet.			
	In the transmitting direction (DIR = 1), transmitting data from the FIFO buffer is enabled when:			
	• Software (or DMAC) writes data of the maximum packet size to the FIFO buffer.			
	or			
	• Software (or DMAC) writes data of the short packet size (including 0- byte data) to the FIFO buffer and then writes 1 to BVAL.			
Continuous transfer	In the receiving direction (DIR = 0), reading data from the FIFO buffer is			
(CNTMD = 1)	enabled when:			
	 The number of the data bytes received in the FIFO buffer assigned to the selected pipe becomes the same as the number of assigned data bytes ((BUFSIZE + 1) * 64). 			
	• This module receives a short packet other than a zero-length packet.			
	 This module receives a zero-length packet when data is already stored in the FIFO buffer assigned to the selected pipe. 			
	or			
	• This module receives the number of packets equal to the transaction counter value specified for the selected pipe by software.			
	In the transmitting direction (DIR = 1), transmitting data from the FIFO buffer is enabled when:			
	• The number of the data bytes written to the FIFO buffer by software (or DMAC) becomes the same as the number of data bytes in a single FIFO buffer plane assigned to the selected pipe.			
	or			
	• Software (or DMAC) writes to the FIFO buffer the number of data bytes less than the size of a single FIFO buffer plane (including 0-byte data) assigned to the selected pipe and then writes 1 to BVAL.			



Figure 17.11 shows an example of buffer memory operation for this module.

Figure 17.11 Example of Buffer Memory Operation

(2) **FIFO Port Functions**

Table 17.24 shows the settings for the FIFO port functions of this module. In write access, writing data until the buffer is full (or the maximum packet size for non-continuous transfers) automatically enables sending of the data. To enable sending of data before the buffer is full (or before the maximum packet size for non-continuous transfers), the BVAL bit in C/DnFIFOCTR must be set to end the writing. Also, to send a zero-length packet, the BCLR bit in the same register must be used to clear the buffer and then the BVAL bit set in order to end the writing.

In read access, reception of new packets is automatically enabled if all of the data has been read. Data cannot be read when a zero-length packet is being received (DTLN = 0), so the BCLR bit in the register must be used to release the buffer. The length of the data being received can be confirmed using the DTLN bit in C/DnFIFOCTR.



Register Name	Bit Name	Function	Note
C/DnFIFOSEL	RCNT	Selects DTLN read mode	
	REW	Buffer memory rewind (re-read, rewrite)	
	DCLRM	Automatically clears data received for a specified pipe after the data has been read	For DnFIFO only
	DREQE	Enables DMA transfers	For DnFIFO only
	MBW	FIFO port access bit width	
	BIGEND	Selects FIFO port endian	
	ISEL	FIFO port access direction	
	CURPIPE	Selects the current pipe	For DCP only
C/DnFIFOCTR	BVAL	Ends writing to the buffer memory	
	BCLR	Clears the buffer memory on the CPU side	
	DTLN	Checks the length of received data	

Table 17.24 FIFO Port Function Settings

(a) **FIFO Port Selection**

Table 17.24 shows the pipes that can be selected with the various FIFO ports. The pipe to be accessed is selected using the CURPIPE bit in C/DnFIFOSEL. After the pipe is selected, whether the CURPIPE value for the pipe which was written last can be correctly read should be checked. (If the previous pipe number is read, it indicates that the pipe modification is being executed by this module.) Then, the FIFO port can be accessed after FRDY = 1 is checked.

Also, the bus width to be accessed should be selected using the MBW bit. The buffer memory access direction conforms to the DIR bit in PIPEnCFG. The ISEL bit determines this only for the DCP.

Pipe	Access Method	Port that can be Used
DCP	CPU access	CFIFO port register
PIPE1 to PIPE9	CPU access	CFIFO port register
		D0FIFO/D1FIFO port register
	DMA access	D0FIFO/D1FIFO port register

Table 17.25 FIFO Port Access Categorized by Pipe
(b) **REW Bit**

It is possible to temporarily stop access to the pipe currently being accessed, access a different pipe, and then continue processing using the current pipe once again. The REW bit in C/DnFIFOSEL is used for this.

If a pipe is selected when the REW bit is set to 1 and at the same time the CURPIPE bit in C/DnFIFOSEL is set, the pointer used for reading from and writing to the buffer memory is reset, and reading or writing can be carried out from the first byte. Also, if a pipe is selected with 0 set for the REW bit, data can be read and written in continuation of the previous selection, without the pointer used for reading from and writing to the buffer memory being reset.

To access the FIFO port, FRDY = 1 must be ensured after selecting a pipe.

(3) DMA Transfers (D0FIFO/D1FIFO port)

(a) Overview of DMA Transfers

For pipes 1 to 9, the FIFO port can be accessed using the DMAC. When accessing the buffer for the pipe targeted for DMA transfer is enabled, a DMA transfer request is issued.

The unit of transfer to the FIFO port should be selected using the MBW bit in DnFIFOSEL and the pipe targeted for the DMA transfer should be selected using the CURPIPE bit. The selected pipe should not be changed during the DMA transfer.

(b) Auto Recognition of DMA Transfer Completion

With this module, it is possible to complete FIFO data writing through DMA transfer by controlling DMA transfer end signal input. When a transfer end signal is sampled, the module enables buffer memory transmission (the same condition as when BVAL = 1).

(c) DnFIFO Auto Clear Mode (D0FIFO/D1FIFO Port Reading Direction)

If 1 is set for the DCLRM bit in DnFIFOSEL, the module automatically clears the buffer memory of the selected pipe when reading of the data from the buffer memory has been completed.

Table 17.26 shows the packet reception and buffer memory clearing processing for each of the various settings. As shown, the buffer clear conditions depend on the value set to the BFRE bit. Using the DCLRM bit eliminates the need for the buffer to be cleared by software even if a situation occurs that necessitates clearing of the buffer. This makes it possible to carry out DMA transfers without involving software.

This function can be set only in the buffer memory reading direction.

Buffer Status	DCL	RM = 0	DCLRM = 1		
When Packet is Received	BFRE = 0	BFRE = 1	BFRE = 0	BFRE = 1	
Buffer full	Doesn't need to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	
Zero-length packet reception	Needs to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	
Normal short packet reception	Doesn't need to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	
Transaction count ended	Doesn't need to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	

Table 17.26 Packet Reception and Buffer Memory Clearing Processing

17.4.5 Control Transfers (DCP)

Data transfers of the data stage of control transfers are done using the default control pipe (DCP).

The DCP buffer memory is a 256-byte single buffer, and is a fixed area that is shared for both control reading and control writing. The buffer memory can be accessed through the CFIFO port.

(1) Control Transfers when the Host Controller Function is Selected

(a) Setup Stage

USQREQ, USBVAL, USBINDX, and USBLENG are the registers that are used to transmit a USB request for setup transactions. Writing setup packet data to the registers and writing 1 to the SUREQ bit in DCPCTR transmits the specified data for setup transactions. Upon completion of transactions, the SUREQ bit is cleared to 0. The above USB request registers should not be modified while SUREQ = 1. The device address for setup transactions is specified using the DEVSEL bits in DCPMAXP.

When the data for setup transactions has been sent, a SIGN or SACK interrupt request is generated according to the response received from the peripheral device (SIGN1 or SACK bits in INTSTS1), by means of which the result of the setup transactions can be confirmed.

A data packet of DATA0 (USB request) is transmitted as the data packet for the setup transactions regardless of the setting of the SQMON bit in DCPCTR.

(b) Data Stage

Data transfers are done using the DCP buffer memory.

The access direction of the DCP buffer memory should be specified using the ISEL bit in CFIFOSEL.

For the first data packet of the data stage, the data PID must be transferred as DATA1. Transaction is done by setting the data PID = DATA1 and the PID bit = BUF using the SQSET bit in DCPCFG. Completion of data transfer is detected using the BRDY and BEMP interrupts.

Setting continuous transfer mode allows data transfers over multiple packets. Note that when continuous transfer mode is set for the receiving direction, the BRDY interrupt is not generated until the buffer becomes full or a short packet is received (the integer multiple of the maximum packet size, and less than 256 bytes).

For control write transfers, when the number of data bytes to be sent is the integer multiple of the maximum packet size, software must control so as to send a zero-length packet at the end.

(c) Status Stage

Zero-length packet data transfers are done in the direction opposite to that in the data stage. As with the data stage, data transfers are done using the DCP buffer memory. Transactions are done in the same manner as the data stage.

For the data packets of the status stage, the data PID must be transferred as DATA1. The data PID should be set to DATA1 using the SQSET bit in DCPCFG.

For reception of a zero-length packet, the received data length must be confirmed using the DTLN bits in CFIFOCTR after the BRDY interrupt is generated, and the buffer memory must then be cleared using the BCLR bit.



(2) Control Transfers when the Function Controller Function is Selected

(a) Setup Stage

This module always sends an ACK response in response to a setup packet that is normal with respect to this module. The operation of this module operates in the setup stage is noted below.

(i) When a new USB request is received, this module sets the following registers:

- Set the VALID bit in INTSTS0 to 1.
- Set the PID bit in DCPCTR to NAK.
- Set the CCPL bit in DCPCTR to 0.
- (ii) When a data packet is received right after the SETUP packet, the USB request parameters are stored in USBREQ, USBVAL, USBINDX, and USBLENG.

Response processing with respect to the control transfer should always be carried out after first setting VALID = 0. In the VALID = 1 state, PID = BUF cannot be set, and the data stage cannot be terminated.

Using the function of the VALID bit, this module is able to interrupt the processing of a request currently being processed if a new USB request is received during a control transfer, and can send a response in response to the newest request.

Also, this module automatically judges the direction bit (bit 8 of the bmRequestType) and the request data length (wLength) of the USB request that was received, and then distinguishes between control read transfers, control write transfers, and no-data control transfers, and controls the stage transition. For a wrong sequence, the sequence error of the control transfer stage transition interrupt is generated, and the software is notified. For information on the stage control of this module, see figure 17.7.

(b) Data Stage

Data transfers corresponding to USB requests that have been received should be done using the DCP. Before accessing the DCP buffer memory, the access direction should be specified using the ISEL bit in CFIFOSEL.

If the data being transferred is larger than the size of the DCP buffer memory, the data transfer should be carried out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.

With control write transfers during high-speed operation, the NYET handshake response is carried out based on the state of the buffer memory.

(c) Status Stage

Control transfers are terminated by setting the CCPL bit to 1 with the PID bit in DCPCTR set to PID = BUF.

After the above settings have been entered, this module automatically executes the status stage in accordance with the data transfer direction determined at the setup stage. The specific procedure is as follows.

(i) For control read transfers:

This module sends a zero-length packet and receives an ACK response from the USB host.

(ii) For control write transfers and no-data control transfers:

The zero-length packet is received from the USB host, and this module sends an ACK response.

(d) Control Transfer Auto Response Function

This module automatically responds to a normal SET_ADDRESS request. If any of the following errors occur in the SET_ADDRESS request, a response from the software is necessary.

- (i) Any transfer other than a control read transfer: $bmRequestType \neq H'00$
- (ii) If a request error occurs: wIndex \neq H'00
- (ii) For any transfer other than a no-data control transfer: wLength \neq H'00
- (iv) If a request error occurs: wValue > H'7F
- (v) Control transfer of a device state error: DVSQ = 011 (Configured)

For all requests other than the SET_ADDRESS request, a response is required from the corresponding software.



17.4.6 Bulk Transfers (PIPE1 to PIPE5)

The buffer memory specifications for bulk transfers (single/double buffer setting, or continuous/non-continuous transfer mode setting) can be selected. The maximum size that can be set for the buffer memory is 2 kbytes. The buffer memory state is controlled by this module, with a response sent automatically for a PING packet/NYET handshake.

(1) PING Packet Control when the Host Controller Function is Selected

This module automatically sends a PING packet in the OUT direction.

On receiving an ACK handshake in the initial state in which PING packet sending mode is set, this module sends an OUT packet as noted below. Reception of an NAK or NYET handshake returns this module to PING packet sending mode. This control also applies to the control transfers in the data stage and status stage.

- 1. Sets OUT data sending mode.
- 2. Sends a PING packet.
- 3. Receives an ACK handshake.
- 4. Sends an OUT data packet.
- 5. Receives an ACK handshake.

(Repeats steps 4 and 5.)

- 6. Sends an OUT data packet.
- 7. Receives an NAK/NYET handshake.
- 8. Sends a PING packet.

This module is returned to PING packet sending mode by a power-on reset, receiving a NYET/NAK handshake, setting or clearing the sequence toggle bits (SQSET and SQCLR), and setting the buffer clear bit (ACLRM) in PIPEnCTR.

NYET Handshake Control when the Function Controller Function is Selected (2)

Table 17.27 shows the NYET handshake responses of this module. The NYET response of this module is made in conformance with the conditions noted below. When a short packet is received, however, the response will be an ACK response instead of a NYET packet response. The same applies to the data stages of control write transfers.

Value Set for PID Bit in DCPCTR	Buffer Memory State	Token	Response	Note
NAK/STALL		SETUP	ACK	
		IN/OUT/ PING	NAK/STALL	_
BUF	_	SETUP	ACK	—
	RCV-BRDY1	OUT/PING	ACK	If an OUT token is received, a data packet is received.
	RCV-BRDY2	OUT	NYET	Notifies whether a data packet can be received
	RCV-BRDY2	OUT (Short)	ACK	Notifies whether a data packet can be received
	RCV-BRDY2	PING	ACK	Notifies that a data packet can be received
	RCV-NRDY	OUT/PING	NAK	Notifies that a data packet cannot be received
	TRN-BRDY	IN	DATA0/DATA1	A data packet is transmitted
	TRN-NRDY	IN	NAK	TRN-NRDY
[Legend] BCV-BBDV1:	When an OU	T/PING token	is received there	is space in the huffer memory for two

Table 17.27 NYET Handshake Responses

KCV-BKDY1: token is receiv space in the bu or more packets.

RCV-BRDY2: When an OUT token is received, there is only enough space in the buffer memory for one packet.

RCV-NRDY: When a PING token is received, there is no space in the buffer memory.

TRN-BRDY: When an IN token is received, there is data to be sent in the buffer memory.

TRN-NRDY: When an IN token is received, there is no data to be sent in the buffer memory.



17.4.7 Interrupt Transfers (PIPE6 to PIPE9)

When the function controller function is selected, this module carries out interrupt transfers in accordance with the timing controlled by the host controller. For interrupt transfers, PING packets are ignored (no responses are sent), and the ACK, NAK, and STALL responses are carried out without an NYET handshake response being made.

When the host controller function is selected, this module can set the timing of issuing a token using the interval timer. At this time, this module issues an OUT token even in the OUT direction, without issuing a PING token.

This module does not support high bandwidth transfers of interrupt transfers.

(1) Interval Counter during Interrupt Transfers when the Host Controller Function is Selected

For interrupt transfers, intervals between transactions are set in the IITV bits in PIPEPERI. This controller issues an interrupt transfer token based on the specified intervals.

(a) Counter Initialization

This controller initializes the interval counter under the following conditions.

(i) Power-on reset:

The IITV bits are initialized.

(ii) Buffer memory initialization using the ACLRM bit:

The IITV bits are not initialized but the count value is. Setting the ACLRM bit to 0 starts counting from the value set in the IITV bits.

Note that the interval counter is not initialized in the following case.

(iii) USB bus reset, USB suspended:

The IITV bits are not initialized. Setting 1 to the UACT bit starts counting from the value before entering the USB bus reset state or USB suspended state.

(b) Operation when Transmission/Reception is Impossible at Token Issuance Timing

This module cannot issue tokens even at token issuance timing in the following cases. In such a case, this module attempts transactions at the subsequent interval.

- (i) When the PID is set to NAK or STALL.
- (ii) When the buffer memory is full at the token sending timing in the receiving (IN) direction.
- (iii) When there is no data to be sent in the buffer memory at the token sending timing in the sending (OUT) direction.

17.4.8 Isochronous Transfers (PIPE1 and PIPE2)

- 1. This module has the following functions pertaining to isochronous transfers.
- 2. Notification of isochronous transfer error information
- 3. Interval counter (specified by the IITV bit)
- 4. Isochronous IN transfer data setup control (IDLY function)
- 5. Isochronous IN transfer buffer flush function (specified by the IFIS bit)

This module does not support the High Bandwidth transfers of isochronous transfers.

(1) Error Detection with Isochronous Transfers

This module has a function for detecting the error information noted below, so that when errors occur in isochronous transfers, software can control them. Tables 17.28 and 17.29 show the priority in which errors are confirmed and the interrupts that are generated.

- (i) PID errors
- If the PID of the packet being received is illegal
- (ii) CRC errors and bit stuffing errors
- If an error occurs in the CRC of the packet being received, or the bit stuffing is illegal (iii) Maximum packet size exceeded
- The maximum packet size exceeded the set value.



- (iv) Overrun and underrun errors
- When host controller function is selected:
 - When using isochronous IN transfers (reception), the IN token was received but the buffer memory is not empty.
 - When using isochronous OUT transfers (transmission), the OUT token was transmitted, but the data was not in the buffer memory.
- When function controller function is selected:
 - When using isochronous IN transfers (transmission), the IN token was received but the data was not in the buffer memory.
 - When using isochronous OUT transfers (reception), the OUT token was received, but the buffer memory was not empty.
- (v) Interval errors
- During an isochronous IN transfer, the token could not be received during the interval frame.
- During an isochronous OUT transfer, the OUT token was received during frames other than the interval frame.



Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated in both cases when the host controller function is selected and the function controller function is selected (ignored as a corrupted packet).
2	CRC error and bit stuffing errors	No interrupts generated in both cases when the host controller function is selected and the function controller function is selected (ignored as a corrupted packet).
3	Overrun and underrun errors	An NRDY interrupt is generated to set the OVRN bit in both cases when host controller function is selected and function controller function is selected.
		When the host controller function is selected, no tokens are transmitted.
		When the function controller function is selected, a zero-length packet is transmitted in response to IN token. However, no data packets are received in response to OUT token.
4	Interval errors	An NRDY interrupt is generated when the function controller function is selected. It is not generated when the host controller function is selected.

Table 17.28 Error Detection when a Token is Received

Table 17.29 Error Detection when a Data Packet is Received

Detection Priority Order	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated (ignored as a corrupted packet)
2	CRC error and bit stuffing errors	An NRDY interrupt is generated to set the CRCE bit in both cases when the host controller function is selected and the function controller function is selected.
3	Maximum packet size exceeded error	A BEMP interrupt is generated to set the PID bits to STALL in both cases when the host controller function is selected and the function controller function is selected.

(2) DATA-PID

This module does not support High Bandwidth transfers. When the function controller function is selected, this module operates as follows in response to the received PID.

(a) IN direction

- DATA0: Sent as data packet PID
- DATA1: Not sent
- DATA2: Not sent
- mDATA: Not sent

(b) OUT direction (when using full-speed operation)

- DATA0: Received normally as data packet PID
- DATA1: Received normally as data packet PID
- DATA2: Packets are ignored
- mDATA: Packets are ignored

(c) OUT direction (when using high-speed operation)

- DATA0: Received normally as data packet PID
- DATA1: Received normally as data packet PID
- DATA2: Received normally as data packet PID
- mDATA: Received normally as data packet PID

(3) Interval Counter

The isochronous interval can be set using the IITV bits in PIPEPERI. The interval counter enables the functions shown in table 17.30 when the function controller function is selected. When the host controller function is selected, this module generates the token issuance timing. When the host controller function is selected, the interval counter operation is the same as the interrupt transfer operation.

Table 17.30	Functions of the Interval Counter when the Function Controller Function is
	Selected

Transfer Direction	Function	Conditions for Detection
IN	IN buffer flush function	When an IN token cannot be normally received in the interval frame during an isochronous IN transfer
OUT	Notifies that a token not being received	When an OUT token cannot be normally received in the interval frame during an isochronous OUT transfer

The interval count is carried out when an SOF is received or for interpolated SOFs, so the isochronism can be maintained even if an SOF is damaged. The frame interval that can be set is the 2^{IITV} frame or 2^{IITV} µ frames.

(a) Counter Initialization when the Function Controller Function is Selected

This module initializes the interval counter under the following conditions.

(i) Power-on reset

The IITV bit is initialized.

(ii) Buffer memory initialization using the ACLRM bit

The IITV bits are not initialized but the count value is. Setting the ACLRM bit to 0 starts counting from the value set in the IITV bits.

After the interval counter has been initialized, the counter is started under the following conditions 1 or 2 when a packet has been transferred normally.

- 1. An SOF is received following transmission of data in response to an IN token, in the PID = BUF state.
- 2. An SOF is received after data following an OUT token is received in the PID = BUF state.

The interval counter is not initialized under the conditions noted below.

1. When the PID bit is set to NAK or STALL

The interval timer does not stop. This module attempts the transactions at the subsequent interval.

2. The USB bus reset or the USB is suspended

The IITV bit is not initialized. When the SOF has been received, the counter is restarted from the value prior to the reception of the SOF.

(b) Interval Counting and Transfer Control when the Host Controller Function is Selected

This module controls the interval between token issuance operations based on the IITV bit settings. Specifically, this module issues a token for a selected pipe once every 2IITV (μ) frames.

This module counts the interval every 1-ms frame for the pipes used for communications with the full-speed or low-speed peripheral devices connected to a high-speed HUB.

This module starts counting the token issuance interval at the (μ) frame following the (μ) frame in which software has set the PID bits to BUF.



Figure 17.12 Token Issuance when IITV = 0



Figure 17.13 Token Issuance when IITV = 1

When the selected pipe is for isochronous transfers, this module carries out the operation below in addition to controlling token issuance interval. This module issues a token even when the NRDY interrupt generation condition is satisfied.

(i) When the selected pipe is for isochronous IN transfers

This module generates the NRDY interrupt when this module issues the IN token but does not receive a packet successfully from a peripheral device (no response or packet error). This module sets the OVRN bit to 1 generating the NRDY interrupt when the time to issue an IN token comes in a state in which this module cannot receive data because the FIFO buffer is full (due to the fact that software (DMAC) is too slow to read data from the FIFO buffer),

(ii) When the selected pipe is for isochronous OUT transfers

This module sets the OVRN bit to 1 generating the NRDY interrupt and transmitting a zero-length packet when the time to issue an OUT token comes in a state in which there is no data to be transmitted in the FIFO buffer (because software (DMAC) is too slow to write data to the FIFO buffer).

The token issuance interval is reset on any of the following conditions.

- When a hardware-reset is applied to this module (here, the IITV bits are also cleared to 0).
- When software sets the ACLRM bit to 1.

(c) Interval Counting and Transfer Control when the Function Controller Function is Selected

(i) When the selected pipe is for isochronous OUT transfers

This module generates the NRDY interrupt when this module fails to receive a data packet within the interval set by the IITV bits in terms of (μ) frames.

This module generates the NRDY interrupt when this module fails to receive a data packet because of a CRC error or other errors contained in the packet, or because of the FIFO buffer being full.

This module generates the NRDY interrupt on receiving an SOF packet. Even if the SOF packet is corrupted, the internal interpolation is used and allows the interrupt to be generated at the timing to receive the SOF packet.

However, when the IITV bits are set to the value other than 0, this module generates the NRDY interrupt on receiving an SOF packet for every interval after starting interval counting operation. When the PID bits are set to NAK by software after starting the interval timer, this module does not generate the NRDY interrupt on receiving an SOF packet.

The interval counting starts at the different timing depending on the IITV bit setting as follows.

--- When IITV = 0: The interval counting starts at the (μ) frame following the (μ) frame in which software has set the PID bits for the selected pipe to BUF.



Figure 17.14 Relationship between (μ) Frames and Expected Token Reception when IITV = 0

- When IITV \neq 0: The interval counting starts on completion of successful reception of the first data packet after the PID bits for the selected pipe have been modified to BUF.



Figure 17.15 Relationship between (μ) Frames and Expected Token Reception when IITV $\neq 0$

(ii) When the selected pipe is for isochronous IN transfers

The IFIS bit should be 1 for this use. When IFIS = 0, this module transmits a data packet in response to the received IN token irrespective of the IITV bit setting.

When IFIS = 1, this module clears the FIFO buffer when this module fails to receive an IN token within the interval set by the IITV bits in terms of (μ) frames in a state in which there is data to be transmitted in the FIFO buffer.

This module also clears the FIFO buffer when this module fails to receive an IN token successfully because of a bus error such as a CRC error contained in the token.

This module clears the FIFO buffer on receiving an SOF packet. Even if the SOF packet is corrupted, the internal interpolation is used and allows the FIFO buffer to be cleared at the timing to receive the SOF packet.

The interval counting starts at the different timing depending on the IITV bit setting (similar to the timing during OUT transfers).

The interval is counted on any of the following conditions in function controller mode.

- When a hardware-reset is applied to this module (here, the IITV bits are also cleared to 0).
- When software sets the ACLRM bit to 1.
- When this module detects a USB reset.



(4) Setup of Data to be Transmitted using Isochronous Transfer when the Function Controller Function is Selected

With isochronous data transmission using this module in function controller function, after data has been written to the buffer memory, a data packet can be sent with the next frame in which an SOF packet is detected. This function is called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame from which transmission began.

If a double buffer is used for the buffer memory, transmission will be enabled for only one of the two buffers even after the writing of data to both buffers has been completed, that buffer memory being the one to which the data writing was completed first. For this reason, even if multiple IN tokens are received, the only buffer memory that can be sent is one packet's worth of data.

When an IN token is received, if the buffer memory is in the transmission enabled state, this module transmits the data. If the buffer memory is not in the transmission enabled state, however, a zero-length packet is sent and an underrun error occurs.

Figure 17.16 shows an example of transmission using the isochronous transfer transmission data setup function with this module, when IITV = 0 (every frame) has been set. Sending of a zero-length packet is displayed in the figure as Null, in a shaded box.

Received token	
Buffer A	Empty Writing Writing ended Transfer enabled Empty
Buffer B	Empty
Sent packet	Null Data-A
SOF packet	
Buffer A	Empty XWriting Writing ended X Transfer enabled
Buffer B	Empty Writing Writing ended
Received token	
Buffer A	Empty Writing Writing ended Transfer Empty Writing Writing ended
Buffer B	Empty XWriting Writing ended Transfer Empty Empty
Sent packet	Null Data-A Data-B
Received token	
Buffer A	Empty X Writing Writing ended X Transfer enabled X Empty X Writing Writing ended X
Buffer B	Empty X Writing Writing ended X Transfer Empty X
Sent packet	Null Data-A Null Data-B

Figure17.16 Example of Data Setup Function Operation

(5) Isochronous Transfer Transmission Buffer Flush when the Function Controller Function is Selected

If an SOF packet or a μ SOF packet is received without receiving an IN token in the interval frame during isochronous data transmission, this module operates as if an IN token had been corrupted, and clears the buffer for which transmission is enabled, putting that buffer in the writing enabled state.

If a double buffer is being used and writing to both buffers has been completed, the buffer memory that was cleared is seen as the data having been sent at the same interval frame, and transmission is enabled for the buffer memory that is not discarded with SOF or μ SOF packets reception.

The timing at which the operation of the buffer flush function varies depending on the value set for the IITV bit.

(a) If IITV = 0

The buffer flush operation starts from the next frame after the pipe becomes valid.

(b) In any cases other than IITV = 0

The buffer flush operation is carried out subsequent to the first normal transaction.

Figure 17.17 shows an example of the buffer flush function of this module. When an unanticipated token is received prior to the interval frame, this module sends the written data or a zero-length packet according to the buffer state.



Figure 17.17 Example of Buffer Flush Function Operation

Figure 17.18 shows an example of this module generating an interval error. There are five types of interval errors, as shown below. The interval error is generated at the timing indicated by (1) in the figure, and the IN buffer flush function is activated.

If an interval error occurs during an IN transfers, the buffer flush function is activated; and if it occurs during an OUT transfer, an NRDY interrupt is generated.

The OVRN bit should be used to distinguish between NRDY interrupts such as received packet errors and overrun errors.

In response to tokens that are shaded in the figure, responses occur based on the buffer memory status.

- 1. IN direction:
 - If the buffer is in the transmission enabled state, the data is transferred as a normal response.
 - If the buffer is in the transmission disabled state, a zero-length packet is sent and an underrun error occurs.
- 2. OUT direction:
 - If the buffer is in the reception enabled state, the data is received as a normal response.
 - If the buffer is in the reception disabled state, the data is discarded and an overrun error occurs.



Figure 17.18 Example of an Interval Error Being Generated when IITV = 1

17.4.9 SOF Interpolation Function

When the function controller function is selected and if data could not be received at intervals of 1 ms (when using full-speed operation) or 125 μ s (when using high-speed operation) because an SOF packet was corrupted or missing, this module interpolates the SOF. The SOF interpolation operation begins when the USBE and SCKE bits in SYSCFG have been set to 1 and an SOF packet is received. The interpolation function is initialized under the following conditions.

- Power-on reset
- USB bus reset
- Suspended state detected

Also, the SOF interpolation operates under the following specifications.

- $125 \,\mu\text{s}/1$ ms conforms to the results of the reset handshake protocol.
- The interpolation function is not activated until an SOF packet is received.
- After the first SOF packet is received, either $125 \ \mu s$ or $1 \ m s$ is counted with an internal clock of 48 MHz, and interpolation is carried out.
- After the second and subsequent SOF packets are received, interpolation is carried out at the previous reception interval.
- Interpolation is not carried out in the suspended state or while a USB bus reset is being received. (With suspended transitions in high-speed operation, interpolation continues for 3 ms after the last packet is received.)

This module supports the following functions based on the SOF detection. These functions also operate normally with SOF interpolation, if the SOF packet was corrupted.

- Refreshing of the frame number and the micro-frame number
- SOFR interrupt timing and µSOF lock
- Isochronous transfer interval count

If an SOF packet is missing when full-speed operation is being used, the FRNM bit in FRMNUM0 is not refreshed.

If a μ SOF packet is missing during high-speed operation, the UFRNM bit in FRMNUM1 is refreshed.

However, if a μ SOF packet for which the μ FRNM = 000 is missing, the FRNM bit is not refreshed. In this case, the FRNM bit is not refreshed even if successive μ SOF packets other than μ FRNM = 000 are received normally.

17.4.10 Pipe Schedule

(1) Conditions for Generating a Transaction

When the host controller function is selected and UACT has been set to 1, this module generates a transaction under the conditions noted in table 17.31.

	Conditions for Generation					
Transaction	DIR	PID	IITV0	Buffer State	SUREQ	
Setup	* ¹	* ¹	* ¹	* ¹	1 setting	
Control transfer data stage, status stage, bulk transfer	IN	BUF	Invalid	Receive area exists	* ¹	
	OUT	BUF	Invalid	Send data exists	* ¹	
Interrupt transfer	IN	BUF	Valid	Receive area exists	* ¹	
	OUT	BUF	Valid	Send data exists	* ¹	
Isochronous transfer	IN	BUF	Valid	*2	* ¹	
	OUT	BUF	Valid	*3	* ¹	

Table 17.31 Conditions for Generating a Transaction

Notes: 1. Symbols (—) in the table indicate that the condition is one that is unrelated to the generating of tokens. "Valid" indicates that, for interrupt transfers and isochronous transfers, the condition is generated only in transfer frames that are based on the interval counter. "Invalid" indicates that the condition is generated regardless of the interval counter.

- 2. This indicates that a transaction is generated regardless of whether or not there is a receive area. If there was no receive area, however, the received data is destroyed.
- 3. This indicates that a transaction is generated regardless of whether or not there is any data to be sent. If there was no data to be sent, however, a zero-length packet is sent.

(2) Transfer Schedule

This section describes the transfer scheduling within a frame of this module. After the module sends an SOF, the transfer is carried out in the sequence described below.

(a) Execution of periodic transfers

A pipe is searched in the order of Pipe 1 \rightarrow Pipe 2 \rightarrow Pipe 6 \rightarrow Pipe 7 \rightarrow Pipe 8 \rightarrow Pipe 9, and then, if the pipe is one for which an isochronous or interrupt transfer transaction can be generated, the transaction is generated.

(b) Setup transactions for control transfers

The DCP is checked, and if a setup transaction is possible, it is sent.

(c) Execution of bulk and control transfer data stages and status stages

A pipe is searched in the order of DCP \rightarrow Pipe 1 \rightarrow Pipe 2 \rightarrow Pipe 3 \rightarrow Pipe 4 \rightarrow Pipe 5, and then, if the pipe is one for which a bulk or control transfer data stage or a control transfer status stage transaction can be generated, the transaction is generated.

If a transfer is generated, processing moves to the next pipe transaction regardless of whether the response from the peripheral device is ACK or NAK. Also, if there is time for the transfer to be done within the frame, step 3 is repeated.

(3) USB Communication Enabled

Setting the UACT bit of the DVSTCTR register to 1 initiates sending of an SOF or μ SOF, and makes it possible to generate a transaction.

Setting the UACT bit to 0 stops the sending of the SOF or μ SOF and initiates a suspend state. If the setting of the UACT bit is changed from 1 to 0, processing stops after the next SOF or μ SOF is sent.



17.5 Usage Notes

17.5.1 Power Supplies for the USB Module

The power supply for the USB module must be turned on and off simultaneously with the other power supplies.

An example of the USB peripheral circuit that is used as the USB function is shown in figure 17.19.



Figure 17.19 Example of USB External Circuit when USB power supply is continuously supplied

The example of the USB external circuit when USB module is used as a host is shown in figure 17.20. The circuit to control 5 V power supply by using the port etc. is required though the detection of VBUS connection/disconnection is unnecessary for the USB host.





Figure 17.20 Example of USB External Circuit when USB module is used as host



(1) Power-on Procedure for USB Module

Turn on the power supply for the USB module by a procedure listed below for the circuit shown in figure 17.20 that detects the USB bus connection with the IRQn pin.

- 1. Set the register to generate the interrupt by the rising edge or the high level detection of the IRQn pin.
- 2. When VBUS becomes high level by connecting USB connector to the USB host, the IRQn interrupt is generated.
- 3. Turn on the 1.2V-system power supply for the USB module. Turn on the 3.3V-system power supply for the USB module after the 1.2V-system power supply voltage has reached 1.2V.
- 4. Return the USB module to the normal operation state if USB module has been in a module stop state.
- 5. If the UCKS bit of USBEXR and the USBEN bit of UCLKCR are both 0, set USBEN bit to 1 and wait until the USB clock is steady.
- 6. Clear the PDE bit of USBEXR to 0 after the power supply voltages for the USB module have reached valid operating levels.
- 7. Set DVS[1:0] bit of USBEXR to specify the multiplication factor of an USB on-chip PLL, after the power supply voltages for the USB module reach valid operating levels and the USB clock oscillation is steady. For instance, set B '10 when the USB clock frequency is 48MHz. Wait until an USB on-chip PLL stabilizes after setting the multiplication factor.
- 8. Set the CKE bit of USBEXR to 1 to start the clock signal supply after the USB on-chip PLL has stabilized.
- 9. Clear the RST bit of USBEXR to 0 to cancel the reset state after the clock signal supply has started. Start the USB module setting after the reset state has been canceled. The VBUS detection interrupt is enabled from this time.

(2) Power-off Procedure for USB Module

Turn off the power supplies for the USB module by a procedure listed below.

- 1. Set the USB communication off state with disabling the pull-up of the DP pin before turning off the power supply of the USB module.
- 2. Clear the CKE bit of USBEXR to 0 and set both RST bit and PDE bit to 1.
- The current consumption can be reduced by the following two methods.
- Put the USB module to the module stop state.
- Clear the USBEN bit of UCLKCR to 0. However, it takes long time to the start of the USB module in this case.
- 3. Turn off the power supplies for the USB module with the order that is turning off 1.2V-system power supply after turning off 3.3V-system power supply.



17.5.2 DTCH Interrupt

If the USB is disconnected in the host controller mode, the DTCH interrupt may be delayed for 5msec at the maximum, during which time, the NRDY interrupt may be generated.



Section 18 SD Host Interface (SDHI)

Renesas Technology Corporation is only able to provide information contained in this section to parties with which we have concluded a nondisclosure agreement. Please contact one of our sales representatives for details.





Section 19 I²C Bus Interface 3 (IIC3)

The I²C bus interface 3 conforms to and provides a subset of the Philips I²C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I²C bus differs partly from the Philips register configuration.

The I²C bus interface 3 has one channel.

19.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

• Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

- The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.
- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clocked synchronous serial format:

• Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error

• The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.

Figure 19.1 shows a block diagram of the I^2C bus interface 3.



Figure 19.1 Block Diagram of I²C Bus Interface 3

19.2 Input/Output Pins

Table 19.1 shows the pin configuration of the I^2C bus interface 3.

Table 19.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Serial clock	SCL	I/O	I ² C serial clock input/output
Serial data	SDA	I/O	I ² C serial data input/output

Figure 19.2 shows an example of I/O pin connections to external circuits.



Figure 19.2 External Circuit Connections of I/O Pins

19.3 Register Descriptions

The I²C bus interface 3 has the following registers.

Table 19.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	I ² C bus control register 1	ICCR1_0	R/W	H'00	H'FFFEE000	8
	I ² C bus control register 2	ICCR2_0	R/W	H'7D	H'FFFEE001	8
	I ² C bus mode register	ICMR_0	R/W	H'38	H'FFFEE002	8
	I ² C bus interrupt enable register	ICIER_0	R/W	H'00	H'FFFEE003	8
	I ² C bus status register	ICSR_0	R/W	H'00	H'FFFEE004	8
	Slave address register	SAR_0	R/W	H'00	H'FFFEE005	8
	I ² C bus transmit data register	ICDRT_0	R/W	H'FF	H'FFFEE006	8
	I ² C bus receive data register	ICDRR_0	R/W	H'FF	H'FFFEE007	8
	NF2CYC register	NF2CYC_0	R/W	H'00	H'FFFEE008	8

19.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 is an 8-bit readable/writable register that enables or disables the I²C bus interface 3, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit:	7	6	5	4	3	2	1	0
	ICE	RCVD	MST	TRS		CKS	[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I ² C Bus Interface 3 Enable
				0: This module is halted. (SCL and SDA pins function as ports.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				Enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I ² C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				When seven bits after the start condition is issued in slave receive mode match the slave address set to SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clocked synchronous serial format, MST is cleared and the mode changes to slave receive mode.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST = 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3 to 0	CKS[3:0]	0000	R/W	Transfer Clock Select
				These bits should be set according to the necessary transfer rate (table 19.3) in master mode.



Table 19.3 Transfer Rate

Bit 3	Bit 2	Bit 1	Bit 0		Transfer Rate (kHz)				
СКS3	CKS2	CKS1	CKS0	Clock	Ρφ = 16.7 MHz	Ρφ = 20.0 MHz	Ρφ = 25.0 MHz	Ρφ = 26.7 MHz	Ρφ = 33.3 MHz
0	0	0	0	P¢/44	379 kHz	455 kHz	568 kHz	606 kHz	758 kHz
			1	Pø/52	321 kHz	385 kHz	481 kHz	513 kHz	641 kHz
		1	0	P¢/64	260 kHz	313 kHz	391 kHz	417 kHz	521 kHz
			1	Pø/72	231 kHz	278 kHz	347 kHz	370 kHz	463 kHz
	1	0	0	Pø/84	198 kHz	238 kHz	298 kHz	317 kHz	397 kHz
			1	Pø/92	181 kHz	217 kHz	272 kHz	290 kHz	362 kHz
		1	0	P¢/100	167 kHz	200 kHz	250 kHz	267 kHz	333 kHz
			1	P¢/108	154 kHz	185 kHz	231 kHz	247 kHz	309 kHz
1	0	0	0	Pø/176	94.7 kHz	114 kHz	142 kHz	152 kHz	189 kHz
			1	P¢/208	80.1 kHz	96.2 kHz	120 kHz	128 kHz	160 kHz
		1	0	Pø/256	65.1 kHz	78.1 kHz	97.7 kHz	104 kHz	130 kHz
			1	Pø/288	57.9 kHz	69.4 kHz	86.8 kHz	92.6 kHz	116 kHz
	1	0	0	Pø/336	49.6 kHz	59.5 kHz	74.4 kHz	79.4 kHz	99.2 kHz
			1	P¢/368	45.3 kHz	54.3 kHz	67.9 kHz	72.5 kHz	90.6 kHz
		1	0	Pø/400	41.7 kHz	50.0 kHz	62.5 kHz	66.7 kHz	83.3 kHz
			1	P¢/432	38.6 kHz	46.3 kHz	57.9 kHz	61.7 kHz	77.2 kHz

Note: The settings should satisfy external specifications.
19.3.2 I²C Bus Control Register 2 (ICCR2)

ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I²C bus.

Bit:	7	6	5	4	3	2	1	0	
	BBSY	SCP	SDAO	SDAOP	SCLO	-	IICRST	-	
Initial value:	0	1	1	1	1	1	0	1	_
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R	

Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				Enables to confirm whether the l^2C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit is always read as 0. With the l^2C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				Controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. Even if 1 is written to this bit, the data will not be stored.



Bit	Bit Name	Initial Value	R/W	Description
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).
4	SDAOP	1	R/W	SDAO Write Protect
				Controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
3	SCLO	1	R	SCL Output Level
				Monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
1	IICRST	0	R/W	IIC Control Part Reset
				Resets the control part except for I ² C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I ² C bus operation, some IIC3 registers and the control part can be reset.
0		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

19.3.3 I²C Bus Mode Register (ICMR)

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

Bits BC[2:0] are initialized to H'0 by the IICRST bit in ICCR2.

Bit:	7	6	5	4	3	2	1	0
	MLS	-	-	-	BCWP		BC[2:0]	
Initial value:	0	0	1	1	1	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I^2C bus format is used.
6		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5, 4		All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	BCWP	1	R/W	BC Write Protect
				Controls the BC[2:0] modifications. When modifying the BC[2:0] bits, this bit should be cleared to 0. In clocked synchronous serial mode, the BC[2:0] bits should not be modified.
				0: When writing, values of the BC[2:0] bits are set.
				1: When reading, 1 is always read.
				When writing, settings of the BC[2:0] bits are invalid.



D:4	Dit Nome	Initial		Description	
BIC	Bit Name	value	R/W	Description	
2 to 0	BC[2:0]	000	R/W	Bit Counter	
				These bits specify next. When read, t is indicated. With t transferred with on be made between to a value other the while the SCL pin the end of a data t bit. These bits auto condition is detect	the number of bits to be transferred the remaining number of transfer bits he l ² C bus format, the data is he addition acknowledge bit. Should transfer frames. If these bits are set an B'000, the setting should be made is low. The value returns to B'000 at ransfer, including the acknowledge pomatically return to B'111 after a stop ed.
				These bits are clear software standby r These bits are also ICCR2 to 1. With t format, these bits a	ared by a power-on reset and in node and module standby mode. o cleared by setting the IICRST bit of he clocked synchronous serial should not be modified.
				I ² C Bus Format	Clocked Synchronous Serial Format
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bit
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits

19.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER is an 8-bit readable/writable register that enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received.

Bit:	7	6	5	4	3	2	1	0
	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt (TXI).
				 Transmit data empty interrupt request (TXI) is disabled.
				 Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled.
				1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) in the clocked synchronous format when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.
				0: Receive data full interrupt request (RXI) are disabled.
				1: Receive data full interrupt request (RXI) are enabled.



Bit	Bit Name	Initial Value	R/W	Description
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				Enables or disables the NACK detection interrupt request (NAKI) and the overrun error (OVE set in ICSR) interrupt request (ERI) in the clocked synchronous format when the NACKF or AL/OVE bit in ICSR is set. NAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0.
				0: NACK receive interrupt request (NAKI) is disabled.
				1: NACK receive interrupt request (NAKI) is enabled.
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				Enables or disables the stop condition detection interrupt request (STPI) when the STOP bit in ICSR is set.
				 Stop condition detection interrupt request (STPI) is disabled.
				 Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.
				1: If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
				1: 1 is sent at the acknowledge timing.

19.3.5 I²C Bus Status Register (ICSR)

ICSR is an 8-bit readable/writable register that confirms interrupt request flags and their status.

		Bit:	7	6	5	4	3	2	1	0	_
			TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ	
		Initial value:	0	0	0	0	0	0	0	0	
		R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		Initial									
Bit	Bit Name	e Value	F	R/W	Desc	riptio	n				
7	TDRE	0	F	R/W	Transmit Data Register Empty						
					[Clea	ring co	onditio	ons]			
					• W	/hen 0	is wr	itten in	TDR	E afte	r reading TDRE = 1
					• W	/hen d	ata is	writter	n to IC	DRT	
					[Setti	ng cor	nditior	ns]			
					• W	/hen d	ata is	transfe	erred	from	ICDRT to ICDRS and
					IC	DRT	becor	nes en	npty		
					• W	/hen T	RS is	set			
					• W	/hen th	ne sta	rt cond	lition	(inclue	ding retransmission)
					is	issue	d				
					• W	/hen s	lave r	node is	s char	nged f	rom receive mode to
					tra	ansmit	mod	е			
6	TEND	0	F	R/W	Trans	smit Er	nd				
					[Clea	ring co	onditio	ons]			
					• W	/hen 0	is wr	itten in	TEN	D afte	r reading TEND = 1
					• W	/hen d	ata is	writter	n to IC	DRT	
					[Setti	ng cor	nditior	ns]			
					• W fc	/hen th ormat v	ne nin vhile t	th cloc the TD	k of S RE fla	SCL ris	ses with the I ² C bus
					• W cl	/hen tł ocked	ne fina syncl	al bit of hronou	trans s seri	smit fr ial for	ame is sent with the mat

Bit	Bit Name	Initial Value	R/W	Description
5	RDRF	0	R/W	Receive Data Full
				[Clearing conditions]
				• When 0 is written in RDRF after reading RDRF = 1
				When ICDRR is read
				[Setting condition]
				 When a receive data is transferred from ICDRS to ICDRR
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Clearing condition]
				 When 0 is written in NACKF after reading NACKF = 1
				[Setting condition]
				 When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1
3	STOP	0	R/W	Stop Condition Detection Flag
				[Clearing condition]
				• When 0 is written in STOP after reading STOP = 1
				[Setting conditions]
				 When a stop condition is detected after frame transfer is completed



Bit	Bit Name	Initial Value	R/W	Description
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				Indicates that arbitration was lost in master mode with the I^2C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.
				When two or more master devices attempt to seize the bus at nearly the same time, if the l^2C bus interface 3 detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been occupied by another master.
				[Clearing condition]
				 When 0 is written in AL/OVE after reading AL/OVE = 1
				[Setting conditions]
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				 When the SDA pin outputs high in master mode while a start condition is detected
				 When the final bit is received with the clocked synchronous format while RDRF = 1
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA[6:0] in SAR.
				[Clearing condition]
				• When 0 is written in AAS after reading AAS = 1
				[Setting conditions]
				When the slave address is detected in slave receive mode
				• When the general call address is detected in slave receive mode.
0	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in slave receive mode with the I ² C bus format.
				[Clearing condition]
				• When 0 is written in ADZ after reading ADZ = 1
				[Setting condition]
				When the general call address is detected in slave receive mode

19.3.6 Slave Address Register (SAR)

SAR is an 8-bit readable/writable register that selects the communications format and sets the slave address. In slave mode with the I²C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	SVA[6:0]	0000000	R/W	Slave Address
				These bits set a unique address in these bits, differing form the addresses of other slave devices connected to the l ² C bus.
0	FS	0	R/W	Format Select
				0: I ² C bus format is selected
				1: Clocked synchronous serial format is selected

19.3.7 I²C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT while transferring data of ICDRS, continuous transfer is possible.



19.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register.



19.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.





19.3.10 NF2CYC Register (NF2CYC)

NF2CYC is an 8-bit readable/writable register that selects the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 19.4.7, Noise Filter.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PRS	NF2 CYC
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PRS	0	R/W	Pulse Width Ratio Select
				Specifies the ratio of the high-level period to the low- level period for the SCL signal.
				0: The ratio of high to low is 0.5 to 0.5.
				1: The ratio of high to low is about 0.4 to 0.6.
0	NF2CYC	0	R/W	Noise Filtering Range Select
				0: The noise less than one cycle of the peripheral clock can be filtered out
				1: The noise less than two cycles of the peripheral clock can be filtered out

19.4 Operation

The I^2C bus interface 3 can communicate either in I^2C bus mode or clocked synchronous serial mode by setting FS in SAR.

19.4.1 I²C Bus Format

Figure 19.3 shows the I^2C bus formats. Figure 19.4 shows the I^2C bus timing. The first frame following a start condition always consists of eight bits.



Figure 19.3 I²C Bus Formats



Figure 19.4 I²C Bus Timing

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.

RENESAS

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.

19.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 19.5 and 19.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Also, set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.



Figure 19.5 Master Transmit Mode Operation Timing (1)



Figure 19.6 Master Transmit Mode Operation Timing (2)



19.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 19.7 and 19.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.
- Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is set.



Figure 19.7 Master Receive Mode Operation Timing (1)



Figure 19.8 Master Receive Mode Operation Timing (2)

19.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 19.9 and 19.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
- 5. Clear TDRE.





Figure 19.9 Slave Transmit Mode Operation Timing (1)







Figure 19.10 Slave Transmit Mode Operation Timing (2)



19.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 19.11 and 19.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/W, it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.



4. The last byte data is read by reading ICDRR.

Figure 19.11 Slave Receive Mode Operation Timing (1)



Figure 19.12 Slave Receive Mode Operation Timing (2)

19.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 19.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.



Figure 19.13 Clocked Synchronous Serial Transfer Format

(2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 19.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.



Figure 19.14 Transmit Mode Operation Timing



(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 19.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.
- Notes: Follow the steps below to receive only one byte with MST = 1 specified. See figure 19.16 for the operation timing.
 - 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
 - 2. Set MST = 1 while the RCVD bit in ICCR1 is 0. This causes the receive clock to be output.
 - 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock.







Figure 19.16 Operation Timing For Receiving One Byte (MST = 1)



19.4.7 Noise Filter

The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 19.17 shows a block diagram of the noise filter circuit.

The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When NF2CYC is set to 0, this signal is not passed forward to the next circuit unless the outputs of both latches agree. When NF2CYC is set to 1, this signal is not passed forward to the next circuit unless the outputs of three latches agree. If they do not agree, the previous value is held.



Figure 19.17 Block Diagram of Noise Filter

19.4.8 Example of Use

Flowcharts in respective modes that use the I^2C bus interface 3 are shown in figures 19.18 to 19.21.



Figure 19.18 Sample Flowchart for Master Transmit Mode



Figure 19.19 Sample Flowchart for Master Receive Mode



Figure 19.20 Sample Flowchart for Slave Transmit Mode





Figure 19.21 Sample Flowchart for Slave Receive Mode

19.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 19.4 shows the contents of each interrupt request.

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Bus Format	Clocked Synchronous Serial Format
Transmit data Empty	ТХІ	(TDRE = 1) • (TIE = 1)		\checkmark
Transmit end	TEI	(TEND = 1) • (TEIE = 1)	\checkmark	\checkmark
Receive data full	RXI	(RDRF = 1) • (RIE = 1)	\checkmark	
STOP recognition	STPI	(STOP = 1) • (STIE = 1)	\checkmark	—
NACK detection	NAKI	$\{(NACKF = 1) + (AL = 1)\} \bullet$		_
Arbitration lost/ overrun error		(NAKIE = 1)	\checkmark	\checkmark

Table 19.4 Interrupt Requests

When the interrupt condition described in table 19.4 is 1, the CPU executes an interrupt exception handling. Note that a TXI or RXI interrupt can activate the DMAC if the setting for DMAC activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted.



19.6 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 19.22 shows the timing of the bit synchronous circuit and table 19.5 shows the time when the SCL output changes from low to Hi-Z then SCL is monitored.





Figure 19.22 Bit Synchronous Circuit Timing

CKS3	CKS2	Time for Monitoring SCL* ¹	
0	0	9 tpcyc* ²	
	1	21 tpcyc* ²	
1	0	19 tpcyc* ²	
	1	81 tpcyc* ²	

Table 19.5Time for Monitoring SCL

Notes: 1. Monitors the (on-board) SCL level after the time (pcyc) for monitoring SCL has passed since the rising edge of the SCL monitor timing reference clock.

2. $pcyc = P\phi \times cyc$



19.7 Usage Notes

19.7.1 Notes on Working in Multi-master Mode

When working in multi-master mode, if the setting for the transfer route of the LSI (CKS3 to CKS0 in ICCR1) is lower than that for any other master, an SCL with an unexpected width may be output occasionally.

The transfer rate that is set here must be at least 1/1.8 times the highest transfer rate of the other masters.

19.7.2 Notes on Working in Master Receive Mode

If the ICDRR is read near the falling edge of the eighth clock, no receive data may be captured.

If RCVD = 1 is set near the falling edge of the eighth clock when the receive buffer is full, no stop conditions may be issued.

Use either of the following methods.

- 1. In master receive mode, reading the ICDRR should be performed before the falling edge of the eighth is detected.
- 2. In master receive mode, RCVD = 1 should be set so that processing proceeds on a per-byte basis.

19.7.3 Notes on Setting ACKBT in Master Receive Mode

When working in master receive mode, the ACKBT should be set before the eighth SCL in the final data being transferred continuously starts falling. Otherwise, the slave's sending device might overrun.



19.7.4 Notes on the States of MST and TRN Bits when Arbitration Is Lost

If the multi-master is used and the MST and TRS bits are operated sequentially to assign the master send setting, a conflict may occur as seen in the combination of AL = 1 in ICSR and master receive mode (MST = 1 and TRS = 1), depending on the timing when arbitration is lost while the bit manipulation instruction in the TRS is being executed.

The following methods can be used to avoid this phenomenon.

- When working in multi-master mode, use the MOV instruction to set the MST and TRS.
- If arbitration is lost, confirm the MST = 0 and TRS = 0 settings.

If any settings other than MST = 0 and TRS = 0 are found, the MST = 0 and TRS = 0 settings must be performed again.
Section 20 Host Interface (HIF)

This LSI incorporates a host interface (HIF) for use in high-speed transfer of data between external devices which cannot utilize the system bus.

The HIF allows external devices to read from and write to 4 kbytes (2 kbytes \times 2 banks) of the onchip RAM exclusively for HIF use (HIFRAM) within this LSI, in 32-bit units. Interrupts issued to this LSI by an external device, interrupts sent from this LSI to the external device, and DMA transfer requests sent from this LSI to the external device are also supported. By using HIFRAM and these interrupt functions, software-based data transfer between external devices and this LSI becomes possible, and connection to external devices not releasing bus mastership is enabled.

Using HIFRAM, the HIF also supports HIF boot mode allowing this LSI to be booted.

20.1 Features

The HIF has the following features.

- An external device can read from or write to HIFRAM in 32-bit units via the HIF pins (access in 8-bit or 16-bit units not allowed). The on-chip CPU can read from or write to HIFRAM in 8-bit, 16-bit, or 32-bit units, via the internal peripheral bus. The HIFRAM access mode can be specified as bank mode or non-bank mode.
- When an external device accesses HIFRAM via the HIF pins, automatic increment of addresses and the endian can be specified with the HIF internal registers.
- By writing to specific bits in the HIF internal registers from an external device, or by accessing the end address of HIFRAM from the external device, interrupts (internal interrupts) can be issued to the on-chip CPU. Conversely, by writing to specific bits in the HIF internal registers from the on-chip CPU, interrupts (external interrupts) or DMAC transfer requests can be sent from the on-chip CPU to the external device.
- There are seven interrupt source bits each for internal interrupts and external interrupts. Accordingly, software control of 128 different interrupts is possible, enabling high-speed data transfer using interrupts.
- In HIF boot mode, this LSI can be booted from HIFRAM by an external device storing the instruction code in HIFRAM.



Figure 20.1 shows a block diagram of the HIF.





RENESAS

20.2 Input/Output Pins

Table 20.1 shows the HIF pin configuration.

Table 20.1 Pin Configuration

Name	Abbreviation	I/O	Description
HIF data pins	HIFD15 to HIFD00	I/O	Address, data, or command input/output to the HIF
HIF chip select	HIFCS	Input	Chip select input to the HIF
HIF register select	HIFRS	Input	Switching between HIF access types
			0: Normal access (other than below)
			1: Index register write
HIF write	HIFWR	Input	Write strobe signal. Low level is input when an external device writes data to the HIF.
HIF read	HIFRD	Input	Read strobe signal. Low level is input when an external device reads data from the HIF.
HIF interrupt	HIFINT	Output	Interrupt request to an external device from the HIF
HIF mode	HIFMD	Input	Selects whether or not this LSI is started up in HIF boot mode. If a power-on reset is canceled when high level is input, this LSI is started up in HIF boot mode.
HIFDMAC transfer request	HIFDREQ	Output	To an external device, DMAC transfer request with HIFRAM as the destination
HIF boot ready	HIFRDY	Output	Indicates that the HIF reset is canceled in this LSI and access from an external device to the HIF can be accepted.
			After 20 clock cycles (max.) of the peripheral clock following negate of the reset input pin of this LSI, this pin is asserted.
HIF pin enable	HIFEBL	Input	All HIF pins other than this pin are asserted by high-level input.



20.3 Parallel Access

20.3.1 Operation

The HIF can be accessed by combining the HIFCS, HIFRS, HIFWR, and HIFRD pins. Table 20.2 shows the correspondence between combinations of these signals and HIF operations.

HIFCS	HIFRS	HIFWR	HIFRD	Operation
1	*	*	*	No operation (NOP)
0	1	0	1	Write to index register (HIFIDX[7:0])
0	0	0	1	Write to register specified by HIFIDX[7:0]
0	0	1	0	Read from register specified by HIFIDX[7:0]
0	*	1	1	No operation (NOP)
0	*	0	0	Setting prohibited

Table 20.2HIF Operations

[Legend]

*: Don't care

20.3.2 Connection Method

When connecting the HIF to an external device, a method like that shown in figure 20.2 should be used.



Figure 20.2 HIF Connection Example

20.4 Register Descriptions

The HIF has the following registers.

- HIF index register (HIFIDX)
- HIF general status register (HIFGSR)
- HIF status/control register (HIFSCR)
- HIF memory control register (HIFMCR)
- HIF internal interrupt control register (HIFIICR)
- HIF external interrupt control register (HIFEICR)
- HIF address register (HIFADR)
- HIF data register (HIFDATA)
- HIF boot control register (HIFBCR)
- HIFDREQ trigger register (HIFDTR)
- HIF bank interrupt control register (HIFBICR)



20.4.1 HIF Index Register (HIFIDX)

HIFIDX is a 32-bit register used to specify the register read from or written to by an external device when the HIFRS pin is held low. HIFIDX can be only read by the on-chip CPU. HIFIDX can be only written to by an external device while the HIFRS pin is driven high.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	—	—	—	—	_	_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	—				—	—	REG5	REG4	REG3	REG2	REG1	REG0	BYTE1	BYTE0
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W						

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	REG5	0	R/W	HIF Internal Register Select
6	REG4	0	R/W	These bits specify which register among HIFGSR,
5	REG3	0	R/W	HIFSCR, HIFMCR, HIFIICR, HIFEICR, HIFADR,
4	REG2	0	R/W	device.
3	REG1	0	R/W	000000: HIFGSR
2	REG0	0	R/W	000001: HIFSCR
				000010: HIFMCR
				000011: HIFIICR
				000100: HIFEICR
				000101: HIFADR
				000110: HIFDATA
				001111: HIFBCR
				Other than above: Setting prohibited

		Initial		
Bit	Bit Name	Value	R/W	Description
1	BYTE1	0	R/W	Internal Register Byte Specification
0	BYTE0	0	R/W	These bits specify in advance the target word location before the external device accesses a register among HIFGSR, HIFSCR, HIFMCR, HIFIICR, HIFEICR, HIFADR, HIFDATA, and HIFBCR. See also section 20.8, Alignment Control.
				• When HIFSCR.BO = 0
				00: Bits 31 to 16 in register
				01: Setting prohibited
				10: Bits 15 to 0 in register
				11: Setting prohibited
				• When HIFSCR.BO = 1
				00: Bits 15 to 0 in register
				01: Setting prohibited
				10: Bits 31 to 16 in register
				11: Setting prohibited
				However, when HIFDATA is selected using bits REG5 to REG0, each time reading or writing of HIFDATA occurs, these bits change according to the following rule.
				$00 \rightarrow 10 \rightarrow 00 \rightarrow 10$ repeated



20.4.2 HIF General Status Register (HIFGSR)

HIFGSR is a 32-bit register, which can be freely used for handshaking between an external device connected to the HIF and the software of this LSI. HIFGSR can be read from and written to by the on-chip CPU. Access to HIFGSR by an external device should be performed with HIFGSR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	_	_	_	—		_	_	_	—	—	_	—	—	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								STATU	S[15:0]							
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 0	STATUS[15:0]	All 0	R/W	General Status
				This register can be read from and written to by an external device connected to the HIF, and by the on- chip CPU. These bits are initialized only at a power- on reset.

20.4.3 HIF Status/Control Register (HIFSCR)

HIFSCR is a 32-bit register used to control the HIFRAM access mode and endian setting. HIFSCR can be read from and written to by the on-chip CPU. Access to HIFSCR by an external device should be performed with HIFSCR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	—	_	—	—	_	—	—	-	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	DMD	DPOL	BMD	BSEL	_	_	MD1	—	_	WBSWP	EDN	во
Initial Value:	0	0	0	0	0	0	0	0	0	1	0/1	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	DMD	0	R/W	DREQ Mode
10	DPOL	0	R/W	DREQ Polarity
				Controls the assert mode for the HIFDREQ pin. For details on the negate timing, see section 20.7, External DMAC Interface.
				00: For a DMAC transfer request to an external device, low level is generated at the HIFDREQ pin. The default for the HIFDREQ pin is high-level output.
				01: For a DMAC transfer request to an external device, high level is generated at the HIFDREQ pin. The default for the HIFDREQ pin is low-level output.
				10: For a DMAC transfer request to an external device, falling edge is generated at the HIFDREQ pin. The default for the HIFDREQ pin is high-level output.
				11: For a DMAC transfer request to an external device, rising edge is generated at the HIFDREQ pin. The default for the HIFDREQ pin is low-level output.

Bit	Bit Name	Initial Value	R/W	Description
9	BMD	0	R/W	HIFRAM Bank Mode
8	BSEL	0	R/W	HIFRAM Bank Select
				Controls the HIFRAM access mode.
				00: Both an external device and the on-chip CPU can access bank 0. When access by both of these conflict, even though the access addresses differ, access by the external device is processed before access by the on-chip CPU. Bank 1 cannot be accessed.
				01: Both an external device and the on-chip CPU can access bank 1. When access by both of these conflict, even though the access addresses differ, access by the external device is processed before access by the on-chip CPU. Bank 0 cannot be accessed.
				 An external device can access only bank 0 while the on-chip CPU can access only bank 1.
				 An external device can access only bank 1 while the on-chip CPU can access only bank 0.
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5	MD1	0/1	R	HIF Mode 1
				Indicates whether this LSI was started up in HIF boot mode or non-HIF boot mode. This bit stores the value of the HIFMD pin sampled at a power-on reset
				 Started up in non-HIF boot mode (booted from the memory connected to area 0)
				1: Started up in HIF boot mode (booted from HIFRAM)
4, 3		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	WBSWP	0	R/W	Byte Order for Access of HIFDATA
				Specifies the byte order when an external device accesses HIFDATA. See also section 20.8, Alignment Control.
				0: Aligned according to the BO bit.
				 Swapped in word units from the big endian order and then swapped in byte units within each word. The setting of the BO bit is ignored.
1	EDN	0	R/W	Endian for HIFRAM Access
				Specifies the byte order when HIFRAM is accessed by the on-chip CPU.
				0: Big endian (MSB first)
				1: Little endian (LSB first)
0	BO	0	R/W	Byte Order for Access of All HIF Registers Including HIFDATA
				Specifies the byte order when an external device accesses all HIF registers including HIFDATA. However, for the HIFDATA alignment, this bit is referred to only when WBSWP = 0 and ignored when WBSWP = 1. See also section 20.8, Alignment Control.
				0: Big endian (MSB first)
				1: Little endian (LSB first)



20.4.4 HIF Memory Control Register (HIFMCR)

HIFMCR is a 32-bit register used to control HIFRAM. HIFMCR can be only read by the on-chip CPU. Access to HIFMCR by an external device should be performed with HIFMCR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	_	—	—		—	-	—	—	—	—	-	—	_	-
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	—	_	—		_	-	LOCK	—	WT	—	RD	—	-	AI/AD
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W*	R	R/W*	R	R/W*	R	R	R/W*

Note: * Changing the HIFRAM banks accessible from an external device by setting the BMD and BSEL bits in HIFSCR does not affect the setting of this bit.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	LOCK	0	R/W*	Lock
				This bit is used to lock the access direction (read or write) for consecutive access of HIFRAM by an external device via HIFDATA. When this bit is set to 1, the values of the RD and WT bits set at the same time are held until this bit is next cleared to 0. When the RD bit and this bit are simultaneously set to 1, consecutive read mode is entered. When the WT bit and this bit are simultaneously set to 1, consecutive write mode is entered. Both the RD and WT bits should not be set to 1 simultaneously.
6		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
5	WT	0	R/W*	Write
				When this bit is set to 1, the HIFDATA value is written to the HIFRAM position corresponding to HIFADR.
				If this bit and the LOCK bit are set to 1 simultaneously, HIFRAM consecutive write mode is entered, and high- speed data transfer becomes possible. This mode is maintained until this bit is next cleared to 0, or until the LOCK bit is cleared to 0.
				If the LOCK bit is not simultaneously set to 1 with this bit, writing to HIFRAM is performed only once. Thereafter, the value of this bit is automatically cleared to 0.
4		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	RD	0	R/W*	Read
				When this bit is set to 1, the HIFRAM data corresponding to HIFADR is fetched to HIFDATA.
				If this bit and the LOCK bit are set to 1 simultaneously, HIFRAM consecutive read mode is entered, and high- speed data transfer becomes possible. This mode is maintained until this bit is next cleared to 0, or until the LOCK bit is cleared to 0.
				If the LOCK bit is not simultaneously set to 1 with this bit, reading of HIFRAM is performed only once. Thereafter, the value of this bit is automatically cleared to 0.
2, 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	AI/AD	0	R/W*	Address Auto-Increment/Decrement
				This bit is valid only when the LOCK bit is 1. The value of HIFADR is automatically incremented by 4 or decremented by 4 according to the setting of this bit each time reading or writing of HIFRAM is performed.
				0: Auto-increment mode (+4)
				1: Auto-decrement mode (-4)
Note:	* Changin	g the HIF	RAM ban	ks accessible from an external device by setting the BMD

and BSEL bits in HIFSCR does not affect the setting of this bit.

RENESAS

20.4.5 HIF Internal Interrupt Control Register (HIFIICR)

HIFIICR is a 32-bit register used to issue interrupts from an external device connected to the HIF to the on-chip CPU. Access to HIFIICR by an external device should be performed with HIFIICR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	_	_	_	_	_	-	—	—	_	-	_	—	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	—	_	_	_	_	IIC6	IIC5	IIC4	IIC3	IIC2	IIC1	IIC0	IIR
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	IIC6	0	R/W	Internal Interrupt Source
6	IIC5	0	R/W	These bits specify the source for interrupts generated by
5	IIC4	0	R/W	the IIR bit. These bits can be written to from both an
4	IIC3	0	R/W	fast execution of interrupt exception handling is possible.
3	IIC2	0	R/W	These bits are completely under software control, and
2	IIC1	0	R/W	their values have no effect on the operation of this LSI.
1	IIC0	0	R/W	
0	IIR	0	R/W	Internal Interrupt Request
				While this bit is 1, an interrupt request (HIFI) is issued to the on-chip CPU.

20.4.6 HIF External Interrupt Control Register (HIFEICR)

HIFEICR is a 32-bit register used to issue interrupts to an external device connected to the HIF from this LSI. Access to HIFEICR by an external device should be performed with HIFEICR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	—	—	_	—	—	_	-	EIC6	EIC5	EIC4	EIC3	EIC2	EIC1	EIC0	EIR
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
31 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	EIC6	0	R/W	External Interrupt Source
6	EIC5	0	R/W	These bits specify the source for interrupts generated by
5	EIC4	0	R/W	the EIR bit. These bits can be written to from both an
4	EIC3	0	R/W	fast execution of interrupt exception handling is possible.
3	EIC2	0	R/W	These bits are completely under software control, and
2	EIC1	0	R/W	their values have no effect on the operation of this LSI.
1	EIC0	0	R/W	
0	EIR	0	R/W	External Interrupt Request
				While this bit is 1, the $\overline{\text{HIFINT}}$ pin is asserted to issue an interrupt request to an external device from this LSI.



20.4.7 HIF Address Register (HIFADR)

HIFADR is a 32-bit register which indicates the address in HIFRAM to be accessed by an external device. When using the LOCK bit setting in HIFMCR to specify consecutive access of HIFRAM, auto-increment (+4) or auto-decrement (-4) of the address, according to the AI/AD bit setting in HIFMCR, is performed automatically, and HIFADR is updated. HIFADR can be only read by the on-chip CPU. Access to HIFADR by an external device should be performed with HIFADR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	—	-	—	-	_	_	_	—	_	-	-	—	_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_					A[1	0:2]				_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 2	A[10:2]	All 0	R/W	HIFRAM Address Specification
				These bits specify the address of HIFRAM to be accessed by an external device, with 32-bit boundary.
1, 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

20.4.8 HIF Data Register (HIFDATA)

HIFDATA is a 32-bit register used to hold data to be written to HIFRAM and data read from HIFRAM for external device accesses. If HIFDATA is not used when accessing HIFRAM, it can be used for data transfer between an external device connected to the HIF and the on-chip CPU. HIFDATA can be read from and written to by the on-chip CPU. Access to HIFDATA by an external device should be performed with HIFDATA specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								D[31	:16]							
Initial Value: R/W: F	0 ?/W	0 R/W														
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								D[1	5:0]							
Initial Value: R/W: F	0 R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	D[31:0]	All 0	R/W	32-bit data

20.4.9 HIF Boot Control Register (HIFBCR)

HIFBCR is a 32-bit register for exclusive control of an external device and the on-chip CPU regarding access of HIFRAM. HIFBCR can be only read by the on-chip CPU. Access to HIFBCR by an external device should be performed with HIFBCR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	—	_	_	_	_	—	—	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_	_	_	_	_	_	_	_	—	_	_	_	_	AC
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1
R/W:	R	R	R	R	R	R	R	R	R/W							

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7 to 1	_	All 0	R/W	AC-Bit Writing Assistance
				These bits should be used to write the bit pattern (H'A5) needed to set the AC bit to 1. These bits are always read as 0.
0	AC	0/1	R/W	HIFRAM Access Exclusive Control
				Controls accessing of HIFRAM by the on-chip CPU for the HIFRAM bank selected by the BMD and BSEL bits in HIFSCR as the bank allowed to be accessed by this LSI.
				0: The on-chip CPU can perform reading/writing of HIFRAM.
				1: When an HIFRAM read/write operation by the on-chip CPU occurs, the CPU enters the wait state, and execution of the instruction is halted until this bit is cleared to 0.
				When booted in non-HIF boot mode, the initial value of this bit is 0.
				When booted in HIF boot mode, the initial value of this bit is 1. After an external device writes a boot program to HIFRAM via the HIF, clearing this bit to 0 boots the on- chip CPU from HIFRAM.
				When 1 is written to this bit by an external device, H'A5 should be written to bits 7 to 0 to prevent erroneous writing.

20.4.10 HIFDREQ Trigger Register (HIFDTR)

HIFDTR is a 32-bit register. Writing to HIFDTR by the on-chip CPU asserts the HIFDREQ pin. HIFDTR cannot be accessed by an external device.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	_	_	_	_	_	_	_	_	_	_	_	-	_	_	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	—	-	—	_	—	_	DTRG
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	DTRG	0	R/W	HIFDREQ Trigger
				When 1 is written to this bit, the HIFDREQ pin is asserted according to the setting of the DMD and DPOL bits in HIFSCR. This bit is automatically cleared to 0 in synchronization with negate of the HIFDREQ pin.
				Though this bit can be set to 1 by the on-chip CPU, it cannot be cleared to 0.
				To avoid conflict between clearing of this bit by negate of the HIFDREQ pin and setting of this bit by the on- chip CPU, make sure this bit is cleared to 0 before setting this bit to 1 by the on-chip CPU.
				Writing 0 is invalid.



20.4.11 HIF Bank Interrupt Control Register (HIFBICR)

HIFBICR is a 32-bit register that controls HIF bank interrupts. HIFBICR cannot be accessed by an external device.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	—	_	_	—	_	_	_	—	_	_	_	_	_	_
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	-	_	_	_	BIE	BIF
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	BIE 0 R/W Bank Interrupt Enal		Bank Interrupt Enable	
				Enables or disables a bank interrupt request (HIFBI) issued to the on-chip CPU.
				0: HIFBI disabled
				1: HIFBI enabled

Bit	Bit Name	Initial Value	R/W	Description
0	BIF	0	R/W	Bank Interrupt Request Flag
				While this bit is 1, a bank interrupt request (HIFBI) is is issued to the on-chip CPU according to the setting of the BIE bit.
				In auto-increment mode (AI/AD bit in HIFMCR is 0), this bit is automatically set to 1 when an external device has completed access to the 32-bit data in the end address of HIFRAM and the $\overline{\text{HIFCS}}$ pin has been negated.
				In auto-decrement mode (AI/AD bit in HIFMCR is 1), this bit is automatically set to 1 when an external device has completed access to the 32-bit data in the start address of HIFRAM and the $\overline{\text{HIFCS}}$ pin has been negated.
				Though this bit can be cleared to 0 by the on-chip CPU, it cannot be set to 1.
				Make sure setting of this bit by HIFRAM access from an external device and clearing of this bit by the on- chip CPU do not conflict using software.
				Writing 1 is invalid.

20.5 Memory Map

Table 20.3 shows the memory map of HIFRAM.

Table 20.3Memory Map

Classification	Start Address	End Address	Memory Size
Map from external device*1	H'0000	H'07FF	2 kbytes
Map from on-chip CPU*1*2	H'FFFF_F000	H'FFFF_F7FF	2 kbytes

Notes: 1. Map for a single HIFRAM bank. Which bank is to be accessed by an external device or the on-chip CPU depends on the BMD and BSEL bits in HIFSCR. The mapping addresses are common between the banks.

 In HIF boot mode, however, bank 0 is selected and the first 2 kbytes of the first-half 32 Mbytes in the following areas are also mapped: (1) the cacheable area 0 in the H'0000_0000 to H'0000_07FF range and (2) the non-cacheable area 0 in the H'2000_0000 to H'2000_07FF range.

If an external device modifies HIFRAM when HIFRAM is accessed from the cacheable area with the cache enabled, a coherency problem will occur. When the cache is enabled, accessing HIFRAM from the non-cacheable area is recommended. In HIF boot mode, among the first-half 32 Mbytes of each area 0, access to only the addresses to which HIFRAM is mapped is permitted.

Even in HIF boot mode, the areas excluding the first-half 32 Mbytes of area 0 are mapped to the external memory as normally.

20.6 Interface

20.6.1 Basic Sequence

Figure 20.3 shows the basic read/write sequence. HIF read is defined by the overlap period of the $\overline{\text{HIFRD}}$ low-level period and $\overline{\text{HIFCS}}$ low-level period, and HIF write is defined by the overlap period of the $\overline{\text{HIFWR}}$ low-level period and $\overline{\text{HIFCS}}$ low-level period. The HIFRS signal indicates whether this is normal access or index register access; low level indicates normal access and high level indicates index register access.



Figure 20.3 Basic Timing for HIF Interface



20.6.2 Reading/Writing of HIF Registers other than HIFIDX and HIFIDX

As shown in figure 20.4, in reading and writing of HIF internal registers other than HIFIDX and HIFIDX, first HIFRS is held high and HIFIDX is written to in order to select the register to be accessed and the byte location. Then HIFRS is held low, and reading or writing of the register selected by HIFIDX is performed.



Figure 20.4 HIF Register Settings



20.6.3 Consecutive Data Writing to HIFRAM by External Device

Figure 20.5 shows the timing chart for consecutive data transfer from an external device to HIFRAM. As shown in this timing chart, by setting the start address and the data to be written first, consecutive data transfer can subsequently be performed.



Figure 20.5 Consecutive Data Writing to HIFRAM



20.6.4 Consecutive Data Reading from HIFRAM to External Device

Figure 20.6 shows the timing chart for consecutive data reading from HIFRAM to an external device. As this timing chart indicates, by setting the start address, data can subsequently be read out consecutively.



Figure 20.6 Consecutive Data Reading from HIFRAM



20.7 External DMAC Interface

Figures 20.7 to 20.10 show the HIFDREQ output timing. The start of the HIFDREQ assert synchronizes with the DTRG bit in HIFDTR being set to 1. The HIFDREQ negate timing and assert level are determined by the DMD and DPOL bits in HIFSCR, respectively.

When the external DMAC is specified to detect low level of the HIFDREQ signal, set DMD = 0 and DPOL = 0. After writing 1 to the DTRG bit, the HIFDREQ signal remains low until a read from or write to the HIFIDX-specified register is detected. Writing to the index register (HIFIDX) does not negate the signal.



Figure 20.7 HIFDREQ Timing (When DMD = 0 and DPOL = 0)

When the external DMAC is specified to detect high level of the HIFDREQ signal, set DMD = 0 and DPOL = 1. At the time the DPOL bit is set to 1, HIFDREQ becomes low. After this, the HIFDREQ signal remains low from when 1 is written to the DTRG bit until a read from or write to the HIFIDX-specified register is detected. Writing to the index register (HIFIDX) does not negate the signal.



Figure 20.8 HIFDREQ Timing (When DMD = 0 and DPOL = 1)

RENESAS

When the external DMAC is specified to detect the falling edge of the HIFDREQ signal, set DMD = 1 and DPOL = 0. After writing 1 to the DTRG bit, a low pulse of 32 peripheral clock cycles is generated at the HIFDREQ pin.



Figure 20.9 HIFDREQ Timing (When DMD = 1 and DPOL = 0)

When the external DMAC is specified to detect the rising edge of the HIFDREQ signal, set DMD = 1 and DPOL = 1. At the time the DPOL bit is set to 1, HIFDREQ becomes low. Then after writing 1 to the DTRG bit, a low pulse of 32 peripheral clock cycles is generated at the HIFDREQ pin.



Figure 20.10 HIFDREQ Timing (When DMD = 1 and DPOL = 1)

When the external DMAC supports intermittent operating mode (block transfer mode), efficient data transfer can be implemented by using the HIFRAM consecutive access and bank functions.

	External D	evice		This LSI		
No.	CPU	DMAC	-	HIF		CPU
1	HIF initial setting					HIF initial setting
2	DMAC initial setting					
3	Set HIFADR to HIFRAM end address – 8					
4	Select HIFDATA and write dummy data (4 bytes) to HIFDATA					
5	Set HIFRAM consecutive write with address increment in HIFMCR					
6	Select HIFDATA and write dummy data (4 bytes) to HIFDATA	>	\rightarrow	HIF bank interrupt occurs	\rightarrow	HIFRAM bank switching by HIF bank interrupt handler (external device accesses bank 1 and on- chip CPU accesses bank 0)
7		Activate DMAC	←	Assert HIFDREQ	←	Set DTRG bit to 1
8		Consecutive data write to bank 1 in HIFRAM				
9		Write to end address of bank 1 in HIFRAM completes and operation halts	\rightarrow	HIF bank interrupt occurs	\rightarrow	HIFRAM bank switching by HIF bank interrupt handler (external device accesses bank 0 and on- chip CPU accesses bank 1)
10		Re-activate DMAC	~	Assert HIFDREQ	~	Set DTRG bit to 1

Table 20.4 Consecutive Write Procedure to HIFRAM by External DMAC



	E	xternal Device	This LSI			
No.	CPU	DMAC	HIF	CPU		
11		Consecutive data write to bank 0 in HIFRAM		Read data from bank 1 in HIFRAM		
12		Write to end → address of bank 0 in HIFRAM completes and operation halts	 HIF bank interrupt occurs 	→ HIFRAM bank switching by HIF bank interrupt handler (external device accesses bank 1 and on- chip CPU accesses bank 0)		
13		Re-activate ← DMAC	Assert HIFDREQ	← Set DTRG bit to 1		
Here	after No. 11 to 13	are repeated. When a register	other than HI	EDATA is accessed (except		

Hereafter No. 11 to 13 are repeated. When a register other than HIFDATA is accessed (except that HIFGSR read with HIFRS = low), HIFRAM consecutive write is interrupted, and No. 3 to 6 need to be done again.

Table 20.5 Consecutive Read Procedure from HIFRAM by External DMAC

	External E	Device	This LSI					
No.	CPU	DMAC	HIF	CPU				
1	HIF initial setting			HIF initial setting				
2	DMAC initial setting							
3	Set HIFADR to HIFRAM start address							
4	Set HIFRAM consecutive read with address increment in HIFMCR							
5	Select HIFDATA							
6				Write data to bank 1 in HIFRAM				

	Ex	ternal Device		This LSI			
No.	CPU	DMAC		HIF		CPU	
7						After writing data to end address of bank 1 in HIFRAM, perform HIFRAM bank switching (external device accesses bank 1 and on- chip CPU accesses bank 0)	
8		Activate DMAC	←	Assert HIFDREQ	←	Set DTRG bit to 1	
9		Consecutive data read from bank 1 in HIFRAM				Write data to bank 0 in HIFRAM	
10		Read from end address of bank 1 in HIFRAM completes and operation halts	\rightarrow	HIF bank interrupt occurs	\rightarrow	HIFRAM bank switching by HIF bank interrupt handler (external device accesses bank 0 and on- chip CPU accesses bank 1)	
11		Re-activate DMAC	←	Assert HIFDREQ	~	Set DTRG bit to 1	
12		Consecutive data read from bank 0 in HIFRAM				Write data to bank 1 in HIFRAM	
13		Read from end address of bank 0 in HIFRAM completes and operation halts	\rightarrow	HIF bank interrupt occurs	\rightarrow	HIFRAM bank switching by HIF bank interrupt handler (external device accesses bank 1 and on- chip CPU accesses bank 0)	
14		Re-activate DMAC	←	Assert HIFDREQ	~	Set DTRG bit to 1	
Herea	after No. 12 to 14	are repeated. When a registe	ər c	ther than HI	FDAT	A is accessed (except	

Hereafter No. 12 to 14 are repeated. When a register other than HIFDATA is accessed (except that HIFGSR read with HIFRS = low), HIFRAM consecutive read is interrupted, and No. 3 to 5 need to be done again.



20.8 Alignment Control

Tables 20.6 and 20.7 show the alignment control when an external device accesses the HIFDATA register, and the HIF registers other than the HIFDATA register, respectively.

Data in HIFDATA	WBSWP Bit	BO Bit	BYTE[1:0] Bits	Alignment in HIFD[15:0] Pins
H'76543210	0	0	B'00	H'7654
			B'10	H'3210
		1	B'00	H'3210
			B'10	H'7654
	1	0	B'00	H'1032
			B'10	H'5476
		1	B'00	H'5476
			B'10	H'1032

Table 20.6 HIFDATA Register Alignment for Access by an External Device

Table 20.7 HIF Registers (other than HIFDATA) Alignment for Access by an External Device

Data in HIFDATA	WBSWP Bit	BO Bit	BYTE[1:0] Bits	Alignment in HIFD[15:0] Pins
H'76543210	Don't care	0	B'00	H'7654
			B'10	H'3210
		1	B'00	H'3210
			B'10	H'7654

20.9 Interface When External Device Power is Cut Off

When the power supply of an external device interfacing with the HIF is cut off, intermediate levels may be applied to the HIF input pins or the HIF output pins may drive an external device not powered, thus causing the device to be damaged. The HIFEBL pin is provided to prevent this from happening. The system power monitor block controls this pin in synchronization with the cutoff of the external device power so that all pins of this module excluding HIFMD can be set to the high-impedance state. Figure 20.11 shows an image of high-impedance control of the HIF pins. Table 20.8 lists the input/output control for the HIF pins.



Figure 20.11 Image of High-Impedance Control of HIF Pins by HIFEBL Pin

LSI Status	Reset Sta	te by RES	- Pin	Reset Canceled by RES Pin			
HIFMD input level	High (Boot setting)		Low (Non-boot setting)	The reset by the RES pin is released while the HIFMD signal is high. (boot mode established)		The reset by the RES pin is released while the HIFMD signal is low (non-boot mode established)	
HIFEBL input level	Low	High	The HIFEBL pin is a general input port and the HIF is not controlled by the signal input on this pin.	Low	High	General input port at the initial state *1	
HIFRDY output control	Output buffer: On (Low output)	Output buffer: On (Low output)	General input port	Output buffer: Off	Output buffer: On (Sequence output)	General input port at the initial state* ²	
HIFINT output control	Output buffer: Off	Output buffer: Off	General input port	Output buffer: Off	Output buffer: On (Sequence output)	General input port at the initial state* ²	
HIFDREQ output control	Output buffer: Off	Output buffer: Off	General input port	Output buffer: Off	Output buffer: On (Sequence output)	General input port at the initial state* ²	
HIFD 15 to HIFD0 I/O control	I/O buffer: Off	I/O buffer: Off	General input port	I/O buffer: Off	I/O buffer controlled according to states of HIFCS, HIFWR, and HIFRD	General input port at the initial state* ²	
HIFCS input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the initial state* ²	
HIFRS input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the initial state* ²	

Table 20.8 Input/Output Control for HIF Pins



LSI Status	Reset S	State by	RES Pin	Reset Canceled by RES Pin			
HIFMD input level	High (Boot setting)		Low (Non-boot setting)	High (After the reset canceled by boot setting)		Low (After the reset canceled by non-boot setting)	
HIFEBL input level	Low	High	The HIFEBL pin is a general input port and the HIF is not controlled by the signal input on this pin.	Low	High	General input port at the initial state *1	
HIFWR input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the initial state* ²	
HIFRD input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the initial state* ²	

Notes: 1. The pin also functions as an HIFEBL pin by setting the PFC registers.

2. The pin also functions as an HIF pin by setting the PFC registers.

When the HIF pin function is selected for the HIFEBL pin and this pin by setting the PFC registers, the input and/or output buffers are controlled according to the HIFEBL pin state.

When the HIF pin function is not selected for the HIFEBL pin and is selected for this pin by setting the PFC registers, the input and/or output buffers are always turned off. This setting is prohibited.




Section 21 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) consisting of a two-channel 16-bit timer. The CMT has a16-bit counter, and can generate interrupts at set intervals.

21.1 Features

- Independent selection of four counter input clocks at two channels Any of four internal clocks (Pφ/8, Pφ/32, Pφ/128, and Pφ/512) can be selected.
- Selection of DMA transfer request or interrupt request generation on compare match by DMAC setting
- When not in use, the CMT can be stopped by halting its clock supply to reduce power consumption.

Figure 21.1 shows a block diagram of CMT.



Figure 21.1 Block Diagram of CMT

21.2 Register Descriptions

The CMT has the following registers.

Table 21.1 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	Compare match timer start register	CMSTR	R/W	H'0000	H'FFFEC000	16
0	Compare match timer control/ status register_0	CMCSR_0	R/(W)*	H'0000	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFEC004	8, 16
	Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFEC006	8, 16
1	Compare match timer control/ status register_1	CMCSR_1	R/(W)*	H'0000	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFEC00A	8, 16
	Compare match constant register_1	CMCOR_1	R/W	H'FFFF	H'FFFEC00C	8, 16

21.2.1 Compare Match Timer Start Register (CMSTR)

CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) operates or is stopped.

CMSTR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	STR1	STR0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter_1 operates or is stopped.
				0: CMCNT_1 count is stopped
				1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter_0 operates or is stopped.
				0: CMCNT_0 count is stopped
				1: CMCNT_0 count is started



21.2.2 Compare Match Timer Control/Status Register (CMCSR)

CMCSR is a 16-bit register that indicates compare match generation, enables or disables interrupts, and selects the counter input clock.

CMCSR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	CMF	CMIE	-	-	-	-	CKS	5[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/W	R	R	R	R	R/W	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	CMF	0	R/(W)*	Compare Match Flag
				Indicates whether or not the values of CMCNT and CMCOR match.
				0: CMCNT and CMCOR values do not match
				[Clearing condition]
				• When 0 is written to CMF after reading CMF = 1
				1: CMCNT and CMCOR values match
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match $(CMF = 1)$.
				0: Compare match interrupt (CMI) disabled
				1: Compare match interrupt (CMI) enabled
5 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	CKS[1:0]	00	R/W	Clock Select
				These bits select the clock to be input to CMCNT from four internal clocks obtained by dividing the peripheral clock (P ϕ). When the STR bit in CMSTR is set to 1, CMCNT starts counting on the clock selected with bits CKS[1:0].
				00: Pø/8
				01: Pø/32
				10: Pø/128
				11: Pø/512

Note: * Only 0 can be written to clear the flag after 1 is read.



21.2.3 Compare Match Counter (CMCNT)

CMCNT is a 16-bit register used as an up-counter. When the counter input clock is selected with bits CKS[1:0] in CMCSR, and the STR bit in CMSTR is set to 1, CMCNT starts counting using the selected clock. When the value in CMCNT and the value in compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1.

CMCNT is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

21.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

CMCOR is initialized to H'FFFF by a power-on reset or in software standby mode, but retains its previous value in module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W															

21.3 Operation

21.3.1 Interval Count Operation

When an internal clock is selected with the CKS[1:0] bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and CMCOR match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CMIE bit in CMCSR is set to 1 at this time, a compare match interrupt (CMI) is requested. CMCNT then starts counting up again from H'0000.

Figure 21.2 shows the operation of the compare match counter.



Figure 21.2 Counter Operation

21.3.2 CMCNT Count Timing

One of four clocks ($P\phi/8$, $P\phi/32$, $P\phi/128$, and $P\phi/512$) obtained by dividing the peripheral clock ($P\phi$) can be selected with the CKS[1:0] bits in CMCSR. Figure 21.3 shows the timing.



Figure 21.3 Count Timing

21.4 Interrupts

21.4.1 Interrupt Sources and DMA Transfer Requests

The CMT has channels and each of them to which a different vector address is allocated has a compare match interrupt. When both the compare match flag (CMF) and the interrupt enable bit (CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to activate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 6, Interrupt Controller (INTC).

Clear the CMF bit to 0 by the user exception handling routine. If this operation is not carried out, another interrupt will be generated. The direct memory access controller (DMAC) can be set to be activated when a compare match interrupt is requested. In this case, an interrupt is not issued to the CPU. If the setting to activate the DMAC has not been made, an interrupt request is sent to the CPU. The CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

21.4.2 Timing of Compare Match Flag Setting

When CMCOR and CMCNT match, a compare match signal is generated at the last state in which the values match (the timing when the CMCNT value is updated to H'0000) and the CMF bit in CMCSR is set to 1. That is, after a match between CMCOR and CMCNT, the compare match signal is not generated until the next CMCNT counter clock input. Figure 21.4 shows the timing of CMF bit setting.



Figure 21.4 Timing of CMF Setting

21.4.3 Timing of Compare Match Flag Clearing

The CMF bit in CMCSR is cleared by first, reading as 1 then writing to 0. However, in the case of the DMAC being activated, the CMF bit is automatically cleared to 0 when data is transferred by the DMAC.



21.5 Usage Notes

21.5.1 Conflict between Write and Compare-Match Processes of CMCNT

When the compare match signal is generated in the T2 cycle while writing to CMCNT, clearing CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 21.5 shows the timing to clear the CMCNT counter.



Figure 21.5 Conflict between Write and Compare Match Processes of CMCNT



21.5.2 Conflict between Word-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in words, the writing has priority over the count-up. In this case, the count-up is not performed. Figure 21.6 shows the timing to write to CMCNT in words.



Figure 21.6 Conflict between Word-Write and Count-Up Processes of CMCNT



21.5.3 Conflict between Byte-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in bytes, the writing has priority over the count-up. In this case, the count-up is not performed. The byte data on the other side, which is not written to, is also not counted and the previous contents are retained.

Figure 21.7 shows the timing when the count-up occurs in the T2 cycle while writing to CMCNTH in bytes.



Figure 21.7 Conflict between Byte-Write and Count-Up Processes of CMCNT

21.5.4 Compare Match Between CMCNT and CMCOR

Do not set a same value to CMCNT and CMCOR while the count operation of CMCNT is stopped.

Section 22 Serial Communication Interface with FIFO (SCIF)

This LSI has a three-channel serial communication interface with FIFO (SCIF) that supports both asynchronous and clocked synchronous serial communication. It also has 16-stage FIFO registers for both transmission and reception independently for each channel that enable this LSI to perform efficient high-speed continuous communication.

22.1 Features

- Asynchronous serial communication:
 - Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are eight selectable serial data communication formats.
 - Data length: 7 or 8 bits
 - Stop bit length: 1 or 2 bits
 - Parity: Even, odd, or none
 - Receive error detection: Parity, framing, and overrun errors
 - Break detection: Break is detected when a framing error is followed by at least one frame at the space 0 level (low level). It is also detected by reading the RxD level directly from the serial port register when a framing error occurs.
- Clocked synchronous serial communication:
 - Serial data communication is synchronized with a clock signal. The SCIF can communicate
 with other chips having a clocked synchronous communication function. There is one serial
 data communication format.
 - Data length: 8 bits
 - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so the SCIF can transmit and receive simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal) or SCK pin (external)

- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, saving power.
- In asynchronous mode, on-chip modem control functions ($\overline{\text{RTS}}$ and $\overline{\text{CTS}}$).
- The quantity of data in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.

Figure 22.1 shows a block diagram of the SCIF.



Figure 22.1 Block Diagram of SCIF

22.2 Input/Output Pins

Table 22.1 shows the pin configuration of the SCIF.

Table 22.1 Pin Configuration

Channel	Pin Name	Symbol	I/O	Function
0 to 2	Serial clock pins	SCK0 to SCK2	I/O	Clock I/O
	Receive data pins	RxD0 to RxD2	Input	Receive data input
	Transmit data pins	TxD0 to TxD2	Output	Transmit data output
	Request to send pin	RTS0 to RTS2	I/O	Request to send
	Clear to send pin	CTS0 to CTS2	I/O	Clear to send



22.3 Register Descriptions

The SCIF has the following registers.

Table 22.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	Serial mode register_0	SCSMR_0	R/W	H'0000	H'FFFE8000	16
	Bit rate register_0	SCBRR_0	SCBRR_0 R/W		H'FFFE8004	8
	Serial control register_0	SCSCR_0	R/W	H'0000	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	W	Undefined	H'FFFE800C	8
	Serial status register_0	SCFSR_0	R/(W)*1	H'0060	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	R	Undefined	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	R/W	H'0000	H'FFFE8018	16
	FIFO data count register_0	SCFDR_0	R	H'0000	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	R/W	H'0050	H'FFFE8020	16
	Line status register_0	SCLSR_0	R/(W)* ²	H'0000	H'FFFE8024	16
1	Serial mode register_1	SCSMR_1	R/W	H'0000	H'FFFE8800	16
	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFE8804	8
	Serial control register_1	SCSCR_1	R/W	H'0000	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	W	Undefined	H'FFFE880C	8
	Serial status register_1	SCFSR_1	R/(W)*1	H'0060	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	R	Undefined	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	R/W	H'0000	H'FFFE8818	16
	FIFO data count register_1	SCFDR_1	R	H'0000	H'FFFE881C	16
	Serial port register_1	SCSPTR_1	R/W	H'0050	H'FFFE8820	16
	Line status register_1	SCLSR_1	R/(W)* ²	H'0000	H'FFFE8824	16

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	Serial mode register_2	SCSMR_2	R/W	H'0000	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFE9004	8
	Serial control register_2	SCSCR_2	R/W	H'0000	H'FFFE9008	16
	Transmit FIFO data register_2	SCFTDR_2	W	Undefined	H'FFFE900C	8
	Serial status register_2	SCFSR_2	R/(W)*1	H'0060	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	R	Undefined	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	R/W	H'0000	H'FFFE9018	16
	FIFO data count register_2	SCFDR_2	R	H'0000	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	R/W	H'0050	H'FFFE9020	16
	Line status register_2	SCLSR_2	R/(W)*2	H'0000	H'FFFE9024	16

Notes: 1. Only 0 can be written to clear the flag. Bits 15 to 8, 3, and 2 are read-only bits that cannot be modified.

2. Only 0 can be written to clear the flag. Bits 15 to 1 are read-only bits that cannot be modified.



22.3.1 Receive Shift Register (SCRSR)

SCRSR receives serial data. Data input at the RxD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to the receive FIFO data register (SCFRDR).

The CPU cannot read or write to SCRSR directly.



22.3.2 Receive FIFO Data Register (SCFRDR)

SCFRDR is a 16-byte FIFO register that stores serial receive data. The SCIF completes the reception of one byte of serial data by moving the received data from the receive shift register (SCRSR) into SCFRDR for storage. Continuous reception is possible until 16 bytes are stored. The CPU can read but not write to SCFRDR. If data is read when there is no receive data in the SCFRDR, the value is undefined.

When SCFRDR is full of receive data, subsequent serial data is lost.

SCFRDR is initialized to an undefined value by a power-on reset.



22.3.3 Transmit Shift Register (SCTSR)

SCTSR transmits serial data. The SCIF loads transmit data from the transmit FIFO data register (SCFTDR) into SCTSR, then transmits the data serially from the TxD pin, LSB (bit 0) first. After transmitting one data byte, the SCIF automatically loads the next transmit data from SCFTDR into SCTSR and starts transmitting again.

The CPU cannot read or write to SCTSR directly.



22.3.4 Transmit FIFO Data Register (SCFTDR)

SCFTDR is a 16-byte FIFO register that stores data for serial transmission. When the SCIF detects that the transmit shift register (SCTSR) is empty, it moves transmit data written in the SCFTDR into SCTSR and starts serial transmission. Continuous serial transmission is performed until there is no transmit data left in SCFTDR. The CPU can write to SCFTDR at all times.

When SCFTDR is full of transmit data (16 bytes), no more data can be written. If writing of new data is attempted, the data is ignored.

SCFTDR is initialized to an undefined value by a power-on reset.





22.3.5 Serial Mode Register (SCSMR)

SCSMR specifies the SCIF serial communication format and selects the clock source for the baud rate generator.

The CPU can always read and write to SCSMR. SCSMR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	C/Ā	CHR	PE	O/E	STOP	-	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
15 to 8		All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
7	C/A	0	R/W	Communication Mode				
				Selects whether the SCIF operates in asynchronous or clocked synchronous mode.				
				0: Asynchronous mode				
				1: Clocked synchronous mode				
6	CHR	0	R/W	Character Length				
				Selects 7-bit or 8-bit data length in asynchronous mode. In the clocked synchronous mode, the data length is always 8 bits, regardless of the CHR setting.				
				0: 8-bit data				
				1: 7-bit data*				
				Note: * When 7-bit data is selected, the MSB (bit 7) of the transmit FIFO data register is not transmitted.				

Bit	Bit Name	Initial Value	R/W	Description
5	PE	0	R/W	Parity Enable
				Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clocked synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting.
				0: Parity bit not added or checked
				1: Parity bit added and checked*
				Note: * When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/Ē) setting. Receive data parity is checked according to the even/odd (O/Ē) mode setting.
4	O/E	0	R/W	Parity mode
				Selects even or odd parity when parity bits are added and checked. The O/\overline{E} setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to 1 to enable parity addition and checking. The O/\overline{E} setting is ignored in clocked synchronous mode, or in asynchronous mode when parity addition and checking is disabled. 0: Even parity* ¹
				1: Odd parity* ²
				Notes:1. If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined.
				 If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined.



Bit	Bit Name	Initial Value	R/W	Description
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clocked synchronous mode because no stop bits are added.
				When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.
				0: One stop bit When transmitting, a single 1-bit is added at the end of each transmitted character.
				1: Two stop bits When transmitting, two 1 bits are added at the end of each transmitted character.
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select
				Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, bit rate register settings, and baud rate, see section 22.3.8, Bit Rate Register (SCBRR).
				00: Ρφ
				01: P ₀ /4
				10: Pø/16
				11: Pþ/64
				Note: Po: Peripheral clock

22.3.6 Serial Control Register (SCSCR)

SCSCR operates the SCIF transmitter/receiver, enables/disables interrupt requests, and selects the transmit/receive clock source. The CPU can always read and write to SCSCR. SCSCR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	TIE	RIE	TE	RE	REIE	-	CKE	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables the transmit-FIFO-data-empty interrupt (TXI) requested when the serial transmit data is transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), when the quantity of data in the transmit FIFO register becomes less than the specified number of transmission triggers, and when the TDFE flag in the serial status register (SCFSR) is set to1.
				0: Transmit-FIFO-data-empty interrupt request (TXI) is disabled
				1: Transmit-FIFO-data-empty interrupt request (TXI) is enabled*
				Note: * The TXI interrupt request can be cleared by writing a greater quantity of transmit data than the specified transmission trigger number to SCFTDR and by clearing TDFE to 0 after reading 1 from TDFE, or can be cleared by clearing TIE to 0.



Bit	Bit Name	Initial Value	R/W	Description
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive FIFO data full (RXI) interrupts requested when the RDF flag or DR flag in serial status register (SCFSR) is set to1, receive-error (ERI) interrupts requested when the ER flag in SCFSR is set to1, and break (BRI) interrupts requested when the BRK flag in SCFSR or the ORER flag in line status register (SCLSR) is set to1.
				0: Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are disabled
				 Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are enabled*
				Note: * RXI interrupt requests can be cleared by reading the DR or RDF flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE to 0. ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0.
5	TE	0	R/W	Transmit Enable
				Enables or disables the serial transmitter.
				0: Transmitter disabled
				1: Transmitter enabled*
				Note: * Serial transmission starts after writing of transmit data into SCFTDR. Select the transmit format in SCSMR and SCFCR and reset the transmit FIFO before setting TE to 1.

Bit	Bit Name	Initial Value	R/W	Description
4	RE	0	R/W	Receive Enable
				Enables or disables the serial receiver.
				0: Receiver disabled*1
				1: Receiver enabled* ²
				Notes:1. Clearing RE to 0 does not affect the receive flags (DR, ER, BRK, RDF, FER, PER, and ORER). These flags retain their previous values.
				 Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock is detected in clocked synchronous mode. Select the receive format in SCSMR and SCFCR and reset the receive FIFO before setting RE to 1.
3	REIE	0	R/W	Receive Error Interrupt Enable
				Enables or disables the receive-error (ERI) interrupts and break (BRI) interrupts. The setting of REIE bit is valid only when RIE bit is set to 0.
				0: Receive-error interrupt (ERI) and break interrupt (BRI) requests are disabled
				1: Receive-error interrupt (ERI) and break interrupt (BRI) requests are enabled*
				Note: * ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0. Even if RIE is set to 0, when REIE is set to 1, ERI or BRI interrupt requests are enabled. Set so If SCIF wants to inform INTC of ERI or BRI interrupt requests during DMA transfer.



		Initial		
Bit	Bit Name	Value	R/W	Description
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKE[1:0]	00	R/W	Clock Enable
				Select the SCIF clock source and enable or disable clock output from the SCK pin. Depending on CKE[1:0], the SCK pin can be used for serial clock output or serial clock input. If serial clock output is set in clocked synchronous mode, set the C/\overline{A} bit in SCSMR to 1, and then set CKE[1:0].
				Asynchronous mode
				00: Internal clock, SCK pin used for input pin (input signal is ignored)
				01: Internal clock, SCK pin used for clock output (The output clock frequency is 16 times the bit rate.)
				10: External clock, SCK pin used for clock input (The input clock frequency is 16 times the bit rate.)
				11: Setting prohibited
				Clocked synchronous mode
				00: Internal clock, SCK pin used for serial clock output
				01: Internal clock, SCK pin used for serial clock output
				10: External clock, SCK pin used for serial clock input
				11: Setting prohibited

22.3.7 Serial Status Register (SCFSR)

SCFSR is a 16-bit register. The upper 8 bits indicate the number of receive errors in the receive FIFO data register, and the lower 8 bits indicate the status flag indicating SCIF operating state.

The CPU can always read and write to SCFSR, but cannot write 1 to the status flags (ER, TEND, TDFE, BRK, RDF, and DR). These flags can be cleared to 0 only if they have first been read (after being set to 1). Bits 3 (FER) and 2 (PER) are read-only bits that cannot be written.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PER	[3:0]			FER	[3:0]		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
Initial value:	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/(W)*	R/(W)*

Note:	*	Only 0	can be	written t	o clear the	flag after 1	is read.
		<i>c</i> , <i>c</i>	00		0 010001 0110	mag anton i	10.100.01

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	PER[3:0]	0000	R	Number of Parity Errors
				Indicate the quantity of data including a parity error in the receive data stored in the receive FIFO data register (SCFRDR). The value indicated by bits 15 to 12 after the ER bit in SCFSR is set, represents the number of parity errors in SCFRDR. When parity errors have occurred in all 16-byte receive data in SCFRDR, PER[3:0] shows 0000.
11 to 8	FER[3:0]	0000	R	Number of Framing Errors
				Indicate the quantity of data including a framing error in the receive data stored in SCFRDR. The value indicated by bits 11 to 8 after the ER bit in SCFSR is set, represents the number of framing errors in SCFRDR. When framing errors have occurred in all 16-byte receive data in SCFRDR, FER[3:0] shows 0000.



Bit	Bit Name	Initial Value	R/W	Description
7	ER	0	R/(W)*	Receive Error
				Indicates the occurrence of a framing error, or of a parity error when receiving data that includes parity.*1
				0: Receiving is in progress or has ended normally
				[Clearing conditions]
				ER is cleared to 0 a power-on reset
				• ER is cleared to 0 when the chip is when 0 is written after 1 is read from ER
				1: A framing error or parity error has occurred.
				[Setting conditions]
				• ER is set to 1 when the stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one data receive operation* ²
				• ER is set to 1 when the total number of 1s in the
				receive data plus parity bit does not match the even/odd parity specified by the O/E bit in SCSMR
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the receive data is transferred to SCFRDR and the receive operation is continued. Whether or not the data read from SCFRDR includes a receive error can be detected by the FER and PER bits in SCFSR.
				 In two stop bits mode, only the first stop bit is checked; the second stop bit is not checked.

		Initial						
Bit	Bit Name	Value	R/W	Description				
6	TEND	1	R/(W)*	Transmit End				
				Indicates that when the last bit of a serial character was transmitted, SCFTDR did not contain valid data, so transmission has ended.				
				0: Transmission is in progress				
				[Clearing condition]				
				 TEND is cleared to 0 when 0 is written after 1 is read from TEND after transmit data is written in SCFTDR*¹ 				
				1: End of transmission				
				[Setting conditions]				
				 TEND is set to 1 when the chip is a power-on reset 				
				• TEND is set to 1 when TE is cleared to 0 in the serial control register (SCSCR)				
				• TEND is set to 1 when SCFTDR does not contain receive data when the last bit of a one-byte serial character is transmitted				
				Note: 1. Do not use this bit as a transmit end flag when the DMAC writes data to SCFTDR due to a TXI interrupt request.				



Initial Bit Bit Name Value R/W				Description				
5	TDFE	1	R/(W)*	Transmit FIFO Data Empty				
				Indicates that data has been transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), the quantity of data in SCFTDR has become less than the transmission trigger number specified by the TTRG[1:0] bits in the FIFO control register (SCFCR), and writing of transmit data to SCFTDR is enabled.				
				0: The quantity of transmit data written to SCFTDR is greater than the specified transmission trigger number				
				[Clearing conditions]				
				 TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR after 1 is read from TDFE and then 0 is written 				
				 TDFE is cleared to 0 when DMAC is activated by transmit FIFO data empty interrupt (TXI) and write data exceeding the specified transmission trigger number to SCFTDR 				
				 The quantity of transmit data in SCFTDR is less than or equal to the specified transmission trigger number*¹ 				
				[Setting conditions]				
				TDFE is set to 1 by a power-on reset				
				• TDFE is set to 1 when the quantity of transmit data in SCFTDR becomes less than or equal to the specified transmission trigger number as a result of transmission				
				Note: 1. Since SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is 1 is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in SCFTDR is indicated by the upper 8 bits of SCFDR.				

Bit	Bit Name	Initial Value	R/W	Description		
4	BRK	0	R/(W)*	Break Detection		
			()	Indicates that a break signal has been detected in receive data.		
				0: No break signal received		
				[Clearing conditions]		
				BRK is cleared to 0 when the chip is a power-on reset		
				• BRK is cleared to 0 when software reads BRK after it has been set to 1, then writes 0 to BRK		
				1: Break signal received*1		
				[Setting condition]		
				• BRK is set to 1 when data including a framing error is received, and a framing error occurs with space 0 in the subsequent receive data		
				Note: 1. When a break is detected, transfer of the receive data (H'00) to SCFRDR stops after detection. When the break ends and the receive signal becomes mark 1, the transfer of receive data resumes.		
3	FER	0	R	Framing Error Indication		
				Indicates a framing error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.		
				0: No receive framing error occurred in the next data read from SCFRDR		
				[Clearing conditions]		
				• FER is cleared to 0 when the chip undergoes a		
				power-on reset		
				FER is cleared to 0 when no framing error is		
				present in the next data read from SCFRDR		
				1: A receive framing error occurred in the next data read from SCFRDR.		
				[Setting condition]		
				• FER is set to 1 when a framing error is present in		
				the next data read from SCFRDR		

Bit	Bit Name	Initial Value	R/W	Description
2	PER	0	R	Parity Error Indication
				Indicates a parity error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.
				0: No receive parity error occurred in the next data read from SCFRDR
				[Clearing conditions]
				 PER is cleared to 0 when the chip undergoes a power-on reset
				• PER is cleared to 0 when no parity error is present in the next data read from SCFRDR
				1: A receive parity error occurred in the next data read from SCFRDR
				[Setting condition]
				• PER is set to 1 when a parity error is present in
				the next data read from SCFRDR

Bit	Bit Name	Initial Value	R/W	Description			
1	RDF	0	R/(W)*	Receive FIFO Data Full			
				Indicates that receive data has been transferred to receive FIFO data register (SCFRDR), and the quantity of data in SCFRDR has become more than the receive trigger number specified by the RTRG[1 bits in the FIFO control register (SCFCR).			
				0: The quantity of transmit data written to SCFRDR is less than the specified receive trigger number			
				[Clearing conditions]			
				RDF is cleared to 0 by a power-on reset, standby mode			
				 RDF is cleared to 0 when the SCFRDR is read until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number after 1 is read from RDF and then 0 is written RDF is cleared to 0 when DMAC is activated by receive FIFO data full interrupt (RXI) and read SCFRDR until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number 1: The quantity of receive data in SCFRDR is more 			
				than the specified receive trigger number			
				[Setting condition]			
				 RDF is set to 1 when a quantity of receive data more than the specified receive trigger number is stored in SCFRDR*¹ 			
				Note: 1. As SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is 1 becomes the specified receive trigger number. If an attempt is made to read after all the data in SCFRDR has been read, the data is undefined. The quantity of receive data in SCFRDR is indicated by the lower 8 bits of SCFDR.			

D .'	D'AL	Initial	D 444	B
Bit	Bit Name	value	R/W	Description
0	DR	0	R/(W)*	Receive Data Ready
				Indicates that the quantity of data in the receive FIFO data register (SCFRDR) is less than the specified receive trigger number, and that the next data has not yet been received after the elapse of 15 ETU from the last stop bit in asynchronous mode. In clocked synchronous mode, this bit is not set to 1.
				0: Receiving is in progress, or no receive data remains in SCFRDR after receiving ended normally
				[Clearing conditions]
				 DR is cleared to 0 when the chip undergoes a power-on reset
				• DR is cleared to 0 when all receive data are read after 1 is read from DR and then 0 is written.
				• DR is cleared to 0 when all receive data are read after DMAC is activated by receive FIFO data full interrupt (RXI).
				1: Next receive data has not been received
				[Setting condition]
				• DR is set to 1 when SCFRDR contains less data than the specified receive trigger number, and the next data has not yet been received after the elapse of 15 ETU from the last stop bit.* ¹
				Note: 1. This is equivalent to 1.5 frames with the 8-bit, 1-stop-bit format. (ETU: elementary time unit)

Note: * Only 0 can be written to clear the flag after 1 is read.

22.3.8 Bit Rate Register (SCBRR)

SCBRR is an 8-bit register that, together with the baud rate generator clock source selected by the CKS[1:0] bits in the serial mode register (SCSMR), determines the serial transmit/receive bit rate.

The CPU can always read and write to SCBRR. SCBRR is initialized to H'FF by a power-on reset. Each channel has independent baud rate generator control, so different values can be set in three channels.



The SCBRR setting is calculated as follows:

• Asynchronous mode:

$$N = \frac{P\varphi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clocked synchronous mode:

$$N = \frac{P\varphi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

- B: Bit rate (bits/s)
- N: SCBRR setting for baud rate generator ($0 \le N \le 255$) (The setting must satisfy the electrical characteristics.)
- P6: Operating frequency for peripheral modules (MHz)
- n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 22.3.)

Table 22.3 SCSMR Settings

		SCSMR Settings					
n	Clock Source	CKS[1]	CKS[0]				
0	Ρφ	0	0				
1	Ρφ/4	0	1				
2	Pø/16	1	0				
3	Ρφ/64	1	1				

The bit rate error in asynchronous is given by the following formula:

Error (%) =
$$\left\{ \frac{P\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 22.4 lists examples of SCBRR settings in asynchronous mode, and table 22.5 lists examples of SCBRR settings in clocked synchronous mode.

Table 22.4 Bit Rates and SCBRR Settings (Asynchronous Mode)

		Ρφ (MHz)											
		5			6			6.144					
Bit Rate (bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)				
110	2	88	-0.25	2	106	-0.44	2	108	0.08				
150	2	64	0.16	2	77	0.16	2	79	0.00				
300	1	129	0.16	1	155	0.16	1	159	0.00				
600	1	64	0.16	1	77	0.16	1	79	0.00				
1200	0	129	0.16	0	155	0.16	0	159	0.00				
2400	0	64	0.16	0	77	0.16	0	79	0.00				
4800	0	32	-1.36	0	38	0.16	0	39	0.00				
9600	0	15	1.73	0	19	-2.34	0	19	0.00				
19200	0	7	1.73	0	9	-2.34	0	9	0.00				
31250	0	4	0.00	0	5	0.00	0	5	2.40				
38400	0	3	1.73	0	4	-2.34	0	4	0.00				
	Ρφ (MHz)												
------------------	----------	------	-----------	---	-----	-----------	--------	-----	-----------	--	--	--	--
		7.37	728		8		9.8304						
Bit Rate (bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)				
110	2	130	-0.07	2	141	0.03	2	174	-0.26				
150	2	95	0.00	2	103	0.16	2	127	0.00				
300	1	191	0.00	1	207	0.16	1	255	0.00				
600	1	95	0.00	1	103	0.16	1	127	0.00				
1200	0	191	0.00	0	207	0.16	0	255	0.00				
2400	0	95	0.00	0	103	0.16	0	127	0.00				
4800	0	47	0.00	0	51	0.16	0	63	0.00				
9600	0	23	0.00	0	25	0.16	0	31	0.00				
19200	0	11	0.00	0	12	0.16	0	15	0.00				
31250	0	6	5.33	0	7	0.00	0	9	-1.70				
38400	0	5	0.00	0	6	-6.99	0	7	0.00				

Pφ (MHz)

		10			12			12.28	38	14.7456		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	177	-0.25	2	212	0.03	2	217	0.08	3	64	0.70
150	2	129	0.16	2	155	0.16	2	159	0.00	2	191	0.00
300	2	64	0.16	2	77	0.16	2	79	0.00	2	95	0.00
600	1	129	0.16	1	155	0.16	1	159	0.00	1	191	0.00
1200	1	64	0.16	1	77	0.16	1	79	0.00	1	95	0.00
2400	0	129	0.16	0	155	0.16	0	159	0.00	0	191	0.00
4800	0	64	0.16	0	77	0.16	0	79	0.00	0	95	0.00
9600	0	32	-1.36	0	38	0.16	0	39	0.00	0	47	0.00
19200	0	15	1.73	0	19	0.16	0	19	0.00	0	23	0.00
31250	0	9	0.00	0	11	0.00	0	11	2.40	0	14	-1.70
38400	0	7	1.73	0	9	-2.34	0	9	0.00	0	11	0.00

						· • •		,				
		16			19.66	08		20		24		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	70	0.03	3	86	0.31	3	88	-0.25	3	106	-0.44
150	2	207	0.16	2	255	0.00	3	64	0.16	3	77	0.16
300	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16
600	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16
1200	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16
2400	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16
4800	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16
9600	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16
19200	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16
31250	0	15	0.00	0	19	-1.70	0	19	0.00	0	23	0.00
38400	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34

Pø (MHz)

Pφ (MHz)

		24.57	6		28.7	,		30		33		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	108	0.08	3	126	0.31	3	132	0.13	3	145	0.33
150	3	79	0.00	3	92	0.46	3	97	-0.35	3	106	0.39
300	2	159	0.00	2	186	-0.08	2	194	0.16	2	214	-0.07
600	2	79	0.00	2	92	0.46	2	97	-0.35	2	106	0.39
1200	1	159	0.00	1	186	-0.08	1	194	0.16	1	214	-0.07
2400	1	79	0.00	1	92	0.46	1	97	-0.35	1	106	0.39
4800	0	159	0.00	0	186	-0.08	0	194	-1.36	0	214	-0.07
9600	0	79	0.00	0	92	0.46	0	97	-0.35	0	106	0.39
19200	0	39	0.00	0	46	-0.61	0	48	-0.35	0	53	-0.54
31250	0	24	-1.70	0	28	-1.03	0	29	0.00	0	32	0.00
38400	0	19	0.00	0	22	1.55	0	23	1.73	0	26	-0.54

		Ρφ (ΜΗ	łz)
		50	
Bit Rate (bit/s)	n	N	Error (%)
110	3	221	-0.02
150	3	162	-0.15
300	3	80	0.47
600	2	162	-0.15
1200	2	80	0.47
2400	1	162	-0.15
4800	1	80	0.47
9600	0	162	-0.15
19200	0	80	0.47
31250	0	49	0.00
38400	0	40	-0.76

Note: Settings with an error of 1% or less are recommended.

Table 22.5	Bit Rates and SC	BRR Settings (Clocked Syn	chronous Mode)
	Dit Mates and DC	Divix Dettings	Clocked Dyn	mous moutilluc)

Bit Rate							Ρφ	(MHz)						
(bit/s)	5		8		16		28.7		30		33		50	
	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν
110	_	_	_	_	_	_	_	_	_	_	_	_	_	_
250	3	77	3	124	3	249	_	_	_	_	_		_	_
500	3	38	2	249	3	124	3	223	3	233	3	255	_	
1k	2	77	2	124	2	249	3	111	3	116	3	125	3	194
2.5k	1	124	1	199	2	99	2	178	2	187	2	200	3	77
5k	0	249	1	99	1	199	2	89	2	93	2	100	2	155
10k	0	124	0	199	1	99	1	178	1	187	1	200	2	77
25k	0	49	0	79	0	159	1	71	1	74	1	80	1	124
50k	0	24	0	39	0	79	0	143	0	149	0	160	0	249
100k	—	—	0	19	0	39	0	71	0	74	0	80	0	124
250k	0	4	0	7	0	15			0	29	0	31	0	49
500k	—	—	0	3	0	7	—	—	0	14	0	15	0	24
1M	—	—	0	1	0	3		—	—	—	0	7	0	12
2M			0	0*	0	1					—	_		

[Legend]

Blank: No setting possible

- -: Setting possible, but error occurs
- *: Continuous transmission/reception not possible

Table 22.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Table 22.7 lists the maximum bit rates in asynchronous mode when the external clock input is used. Table 22.8 lists the maximum bit rates in clocked synchronous mode when the external clock input clock input is used (when $t_{scyc} = 12t_{pcyc}^*$).

Note: * Make sure that the electrical characteristics of this LSI and that of a connected LSI are satisfied.

Table 22.6 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

			Settings
Pφ (MHz)	Maximum Bit Rate (bits/s)	n	Ν
5	156250	0	0
8	250000	0	0
9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.6608	614400	0	0
20	625000	0	0
24	750000	0	0
24.576	768000	0	0
28.7	896875	0	0
30	937500	0	0
33	1031250	0	0
50	1562500	0	0

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
5	1.2500	78125
8	2.0000	125000
9.8304	2.4576	153600
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750
33	8.25	515625
50	12.5	781250

Table 22.7 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

Table 22.8 Maximum Bit Rates with External Clock Input

(Clocked Synchronous Mode, $t_{seve} = 12t_{peye}$)

Ρφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
5	0.4166	416666.6
8	0.6666	666666.6
16	1.3333	1333333.3
24	2.0000	2000000.0
28.7	2.3916	2391666.6
30	2.5000	2500000.0
33	2.7500	2750000.0
50	4.1667	4166666.7

22.3.9 FIFO Control Register (SCFCR)

SCFCR resets the quantity of data in the transmit and receive FIFO data registers, sets the trigger data quantity, and contains an enable bit for loop-back testing. SCFCR can always be read and written to by the CPU. It is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	F	RSTRG[2:	0]	RTR	G[1:0]	TTRO	G[1:0]	MCE	TFRST	RFRST	LOOP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	B	R	R	B	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	RSTRG[2:0]	000	R/W	RTS Output Active Trigger
				When the quantity of receive data in receive FIFO data register (SCFRDR) becomes more than the number shown below, RTS signal is set to high.
				000: 15
				001: 1
				010: 4
				011: 6
				100: 8
				101: 10
				110: 12
				111: 14

Bit	Bit Name	Initial Value	R/W	Descri	iption	
7, 6	RTRG[1:0]	00	R/W	Receiv	e FIFO Data Trigger	
				Set the data fu The RI data st increas below.	e quantity of receive da III (RDF) flag in the se DF flag is set to 1 whe cored in the receive FI sed more than the set	ata which sets the receive rial status register (SCFSR). on the quantity of receive FO register (SCFRDR) is trigger number shown
				• Asy	vnchronous mode •	Clocked synchronous mode
				00:	:1	00: 1
				01:	4	01: 2
				10:	8	10: 8
				11:	14	11: 14
				Note:	In clock synchronous receive data using D number to 1. If set to read the receive data	s mode, to transfer the MAC, set the receive trigger other than 1, CPU must a left in SCFRDR.
5, 4	TTRG[1:0]	00	R/W	Transr	nit FIFO Data Trigger	
				Set the quantity of remaining transmit data which the transmit FIFO data register empty (TDFE) fla serial status register (SCFSR). The TDFE flag is when the quantity of transmit data in the transmi data register (SCFTDR) becomes less than the s trigger number shown below. 00: 8 (8)* 01: 4 (12)* 10: 2 (14)* 11: 0 (16)*		g transmit data which sets ter empty (TDFE) flag in the R). The TDFE flag is set to 1 t data in the transmit FIFO omes less than the set
				Note: *	 Values in parenthes empty bytes in SCF set to 1. 	es mean the number of TDR when the TDFE flag is



Bit	Bit Name	Initial Value	R/W	Description
3	MCE	0	R/W	Modem Control Enable
				Enables modem control signals CTS and RTS.
				In clocked synchronous mode, the MCE bit should always be 0.
				0: Modem signal disabled*
				1: Modem signal enabled
				Note: * $\overline{\text{CTS}}$ is fixed at active 0 regardless of the input value, and $\overline{\text{RTS}}$ is also fixed at 0.
2	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Disables the transmit data in the transmit FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Disables the receive data in the receive FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
0	LOOP	0	R/W	Loop-Back Test
				Internally connects the transmit output pin (TxD) and receive input pin (RxD) and internally connects the $\overline{\text{RTS}}$ pin and $\overline{\text{CTS}}$ pin and enables loop-back testing.
				0: Loop back test disabled
				1: Loop back test enabled

22.3.10 FIFO Data Count Set Register (SCFDR)

SCFDR is a 16-bit register which indicates the quantity of data stored in the transmit FIFO data register (SCFTDR) and the receive FIFO data register (SCFRDR).

It indicates the quantity of transmit data in SCFTDR with the upper 8 bits, and the quantity of receive data in SCFRDR with the lower 8 bits. SCFDR can always be read by the CPU. SCFDR is initialized to H'0000 by a power on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-			T[4:0]			-	-	-			R[4:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

-	5 // 1 /	Initial	-	
Bit	Bit Name	Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12 to 8	T[4:0]	00000	R	T4 to T0 bits indicate the quantity of non-transmitted data stored in SCFTDR. H'00 means no transmit data, and H'10 means that SCFTDR is full of transmit data.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	R[4:0]	00000	R	R4 to R0 bits indicate the quantity of receive data stored in SCFRDR. H'00 means no receive data, and H'10 means that SCFRDR full of receive data.



22.3.11 Serial Port Register (SCSPTR)

SCSPTR controls input/output and data of pins multiplexed to SCIF function. Bits 7 and 6 can control input/output data of $\overline{\text{RTS}}$ pin. Bits 5 and 4 can control input/output data of $\overline{\text{CTS}}$ pin. Bits 3 and 2 can control input/output data of SCK pin. Bits 1 and 0 can input data from RxD pin and output data to TxD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'0050 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W	1 R/W	0 R/W	1 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit	Bit I	Name	li V	nitial /alue	R	/w	Desc	riptio	n							
15 to 8	—		A	All O	R		Rese	rved								
							These alway	e bits a vs be (are al).	ways	read a	as 0. ⁻	The w	rite va	alue s	hould
7	RTS	IO	0)	R	/W	RTS	Port Ir	nput/C	Output						
						Indicates input or output of the serial port \overline{R} When the \overline{RTS} pin is actually used as a por the RTSDT bit value, the MCE bit in SCFCF cleared to 0.						ort RT port FCR	S pin. outpu shoul	tting d be		
							0: RT	SDT b	oit val	ue no	t outp	ut to F	RTS p	in		
							1: RT	SDT b	oit val	ue out	tput to	RTS	pin			
6	RTS	DT	1		R	/W	RTS	Port D	ata							
							Indica pin. Ir outpu The F regard input/	ates th nput/o it, the RTS pi dless outpu	e inpu utput RTSE n stat of the t mus	ut/outµ is spe DT bit :us is I RTSI t be se	out da cified value read f O bit et in tl	ta of by th is out rom th settin he PF	the se e RTS tput to he RT g. Hov C.	erial po SIO bi the F SDT I wever	ort RT t. For RTS p pit , RTS	īs in.
							0: Inp	ut/out	put da	ata is	low le	vel				
							1: Inp	ut/out	put da	ata is	high le	evel				

		Initial		
Bit	Bit Name	Value	R/W	Description
5	CTSIO	0	R/W	CTS Port Input/Output
				Indicates input or output of the serial port $\overline{\text{CTS}}$ pin. When the $\overline{\text{CTS}}$ pin is actually used as a port outputting the CTSDT bit value, the MCE bit in SCFCR should be cleared to 0.
				0: CTSDT bit value not output to \overline{CTS} pin
				1: CTSDT bit value output to $\overline{\text{CTS}}$ pin
4	CTSDT	1	R/W	CTS Port Data
				Indicates the input/output data of the serial port $\overline{\text{CTS}}$ pin. Input/output is specified by the CTSIO bit. For output, the CTSDT bit value is output to the $\overline{\text{CTS}}$ pin. The $\overline{\text{CTS}}$ pin status is read from the CTSDT bit regardless of the CTSIO bit setting. However, $\overline{\text{CTS}}$ input/output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level
3	SCKIO	0	R/W	SCK Port Input/Output
				Indicates input or output of the serial port SCK pin. When the SCK pin is actually used as a port outputting the SCKDT bit value, the CKE[1:0] bits in SCSCR should be cleared to 0.
				0: SCKDT bit value not output to SCK pin
				1: SCKDT bit value output to SCK pin
2	SCKDT	0	R/W	SCK Port Data
				Indicates the input/output data of the serial port SCK pin. Input/output is specified by the SCKIO bit. For output, the SCKDT bit value is output to the SCK pin. The SCK pin status is read from the SCKDT bit regardless of the SCKIO bit setting. However, SCK input/output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level

Bit	Bit Name	Initial Value	R/W	Description
1	SPB2IO	0	R/W	Serial Port Break Input/Output
				Indicates input or output of the serial port TxD pin. When the TxD pin is actually used as a port outputting the SPB2DT bit value, the TE bit in SCSCR should be cleared to 0.
				0: SPB2DT bit value not output to TxD pin
				1: SPB2DT bit value output to TxD pin
0	SPB2DT	0	R/W	Serial Port Break Data
				Indicates the input data of the RxD pin and the output data of the TxD pin used as serial ports. Input/output is specified by the SPB2IO bit. When the TxD pin is set to output, the SPB2DT bit value is output to the TxD pin. The RxD pin status is read from the SPB2DT bit regardless of the SPB2IO bit setting. However, RxD input and TxD output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level

22.3.12 Line Status Register (SCLSR)

The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read (after being set to 1).

SCLSR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ORER
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/(W)*

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	ORER	0	R/(W)*	Overrun Error
				Indicates the occurrence of an overrun error.
				0: Receiving is in progress or has ended normally $*^1$
				[Clearing conditions]
				ORER is cleared to 0 when the chip is a power-on reset
				• ORER is cleared to 0 when 0 is written after 1 is read from ORER.
				1: An overrun error has occurred*2
				[Setting condition]
				• ORER is set to 1 when the next serial receiving is finished while the receive FIFO is full of 16-byte receive data.
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value.
				 The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the SCIF cannot continue the next serial reception.

22.4 Operation

22.4.1 Overview

For serial communication, the SCIF has an asynchronous mode in which characters are synchronized individually, and a clocked synchronous mode in which communication is synchronized with clock pulses.

The SCIF has a 16-stage FIFO buffer for both transmission and receptions, reducing the overhead of the CPU, and enabling continuous high-speed communication. Furthermore, RTS and CTS signals are provided as modem control signals.

Furthermore, RTS and CTS signals are provided as modem control signals.

The transmission format is selected in the serial mode register (SCSMR), as shown in table 15.9. The SCIF clock source is selected by the combination of the CKE[1:0] bits in the serial control register (SCSCR), as shown in table 22.10.

(1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data full, overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO registers.
- An internal or external clock can be selected as the SCIF clock source.
 - When an internal clock is selected, the SCIF operates using the clock of on-chip baud rate generator.
 - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)



(2) Clocked Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the SCIF clock source.
 - When an internal clock is selected, the SCIF operates using the clock of the on-chip baud rate generator, and outputs this clock to external devices as the synchronous clock.
 - When an external clock is selected, the SCIF operates on the input external synchronous clock not using the on-chip baud rate generator.

5	SCSMR	Settin	gs		SCI	Communicatio	on Format
Bit 7 C/A	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Stop Bit Length
0	0	0	0	Asynchronous	8 bits	Not set	1 bit
			1	-			2 bits
		1	0	-		Set	1 bit
			1	-			2 bits
	1	0	0	-	7 bits	Not set	1 bit
			1	-			2 bits
		1	0	-		Set	1 bit
			1	-			2 bits
1	x	x	x	Clocked synchronous	8 bits	Not set	None

Table 22.9 SCSMR Settings and SCIF Communication Formats

[Legend]

x: Don't care



SCSMR	SCSCR			SCIF Transmit/Receive Clock
Bit 7 C/Ā	Bit 1, 0 CKE[1:0]	Mode	Clock Source	SCK Pin Function
0	00	Asynchronous	Internal	SCIF does not use the SCK pin
	01	_		Outputs a clock with a frequency 16 times the bit rate
	10	_	External	Inputs a clock with frequency 16 times the bit rate
	11		Setting pr	rohibited
1	0x	Clocked	Internal	Outputs the serial clock
	10	synchronous	External	Inputs the serial clock
	11	—	Setting pr	rohibited

Table 22.10 SCSMR and SCSCR Settings and SCIF Clock Source Selection

[Legend]

x: Don't care



22.4.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCIF are independent, so full duplex communication is possible. The transmitter and receiver are 16-byte FIFO buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 22.2 shows the general format of asynchronous serial communication.

In asynchronous serial communication, the communication line is normally held in the mark (high) state. The SCIF monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCIF synchronizes at the falling edge of the start bit. The SCIF samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.



Figure 22.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

Transmit/Receive Formats (1)

Table 22.11 lists the eight communication formats that can be selected in asynchronous mode. The format is selected by settings in the serial mode register (SCSMR).



Table 22.11 Serial Communication Formats (Asynchronous Mode)

START: Start bit

STOP: Stop bit

P: Parity bit

(2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock. The clock source is selected by the C/\overline{A} bit in the serial mode register (SCSMR) and bits CKE[1:0] in the serial control register (SCSCR). For clock source selection, refer to table 15.10, SCSMR and SCSCR Settings and SCIF Clock Source Selection.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCIF operates on an internal clock, it can output a clock signal on the SCK pin. The frequency of this output clock is 16 times the desired bit rate.

(3) Transmitting and Receiving Data

• SCIF Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing TE and RE to 0, however, does not initialize the serial status register (SCFSR), transmit FIFO data register (SCFTDR), or receive FIFO data register (SCFRDR), which retain their previous contents. Clear TE to 0 after all transmit data has been transmitted and the TEND flag in the SCFSR is set. The TE bit can be cleared to 0 during transmission, but the transmit data goes to the Mark state after the bit is cleared to 0. Set the TFRST bit in SCFCR to 1 and reset SCFTDR before TE is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCIF operation becomes unreliable if the clock is stopped.



Figure 22.3 shows a sample flowchart for initializing the SCIF.



Figure 22.3 Sample Flowchart for SCIF Initialization

• Transmitting Serial Data (Asynchronous Mode)

Figure 22.4 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.







In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TxD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.





Figure 22.5 shows an example of the operation for transmission.



4. When modem control is enabled, transmission can be stopped and restarted in accordance with the CTS input value. When CTS is set to 1, if transmission is in progress, the line goes to the mark state after transmission of one frame. When CTS is set to 0, the next transmit data is output starting from the start bit.

Figure 22.6 shows an example of the operation when modem control is used.



Figure 22.6 Example of Operation Using Modem Control (CTS)

• Receiving Serial Data (Asynchronous Mode)

Figures 22.7 and 22.8 show sample flowcharts for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for reception.



Figure 22.7 Sample Flowchart for Receiving Serial Data



Figure 22.8 Sample Flowchart for Receiving Serial Data (cont)

In serial reception, the SCIF operates as described below.

- 1. The SCIF monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- The parity bit and stop bit are received. After receiving these bits, the SCIF carries out the following checks.
 - A. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
 - B. The SCIF checks whether receive data can be transferred from the receive shift register (SCRSR) to SCFRDR.
 - C. Overrun check: The SCIF checks that the ORER flag is 0, indicating that the overrun error has not occurred.
 - D. Break check: The SCIF checks that the BRK flag is 0, indicating that the break state is not set.

If all the above checks are passed, the receive data is stored in SCFRDR.

Note: When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive-FIFOdata-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 22.9 shows an example of the operation for reception.





5. When modem control is enabled, the $\overline{\text{RTS}}$ signal is output when SCFRDR is empty. When $\overline{\text{RTS}}$ is 0, reception is possible. When $\overline{\text{RTS}}$ is 1, this indicates that SCFRDR exceeds the number set for the RTS output active trigger.

Figure 22.10 shows an example of the operation when modem control is used.



Figure 22.10 Example of Operation Using Modem Control (RTS)

22.4.3 Operation in Clocked Synchronous Mode

In clocked synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCIF transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also 16-byte FIFO buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 22.11 shows the general format in clocked synchronous serial communication.



Figure 22.11 Data Format in Clocked Synchronous Communication



In clocked synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clocked synchronous mode, the SCIF receives data by synchronizing with the rising edge of the serial clock.

(1) Transmit/Receive Formats

The data length is fixed at eight bits. No parity bit can be added.

(2) Clock

An internal clock generated by the on-chip baud rate generator by the setting of the C/A bit in SCSMR and CKE[1:0] in SCSCR, or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock.

When the SCIF operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCIF is not transmitting or receiving, the clock signal remains in the high state. When only receiving, the clock signal outputs while the RE bit of SCSCR is 1 and the number of data in receive FIFO is more than the receive FIFO data trigger number. In this case, a synchronizing clock consisting of 136 pulses, $8 \times (16 + 1) = 136$, is output. When receiving n characters, the clock source should be changed to an external clock. When the internal clock is used, set RE = 1 and TE = 1 to enable a procedure for sending dummy data consisting of n characters and receiving n characters.

(3) Transmitting and Receiving Data

• SCIF Initialization (Clocked Synchronous Mode)

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.







Figure 22.12 Sample Flowchart for SCIF Initialization

• Transmitting Serial Data (Clocked Synchronous Mode)

Figure 22.13 shows a sample flowchart for transmitting serial data.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.



Figure 22.13 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

If clock output mode is selected, the SCIF outputs eight synchronous clock pulses. If an external clock source is selected, the SCIF outputs data in synchronization with the input clock. Data is output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).

- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the MSB (bit 7). If data is present, the data is transferred from SCFTDR to SCTSR, and then serial transmission of the next frame is started. If there is no data, the TxD pin holds the state after the TEND flag in SCFSR is set to 1 and the MSB (bit 7) is sent.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 22.14 shows an example of SCIF transmit operation.



Figure 22.14 Example of SCIF Transmit Operation

• Receiving Serial Data (Clocked Synchronous Mode)

Figures 22.15 and 22.16 show sample flowcharts for receiving serial data. When switching from asynchronous mode to clocked synchronous mode without SCIF initialization, make sure that ORER, PER, and FER are cleared to 0.



Figure 22.15 Sample Flowchart for Receiving Serial Data (1)



Figure 22.16 Sample Flowchart for Receiving Serial Data (2)



In serial reception, the SCIF operates as described below.

- 1. The SCIF synchronizes with serial clock input or output and starts the reception.
- 2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the data, the SCIF checks the receive data can be loaded from SCRSR into SCFRDR or not. If this check is passed, the RDF flag is set to 1 and the SCIF stores the received data in SCFRDR. If the check is not passed (overrun error is detected), further reception is prevented.
- 3. After setting RDF to 1, if the receive FIFO data full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in SCSCR is also set to 1, the SCIF requests a break interrupt (BRI).





Figure 22.17 Example of SCIF Receive Operation

• Transmitting and Receiving Serial Data Simultaneously (Clocked Synchronous Mode)

Figure 22.18 shows a sample flowchart for transmitting and receiving serial data simultaneously.

Use the following procedure for the simultaneous transmission/reception of serial data, after enabling the SCIF for transmission/reception.




22.5 SCIF Interrupts

The SCIF has four interrupt sources: transmit-FIFO-data-empty (TXI), receive-error (ERI), receive FIFO data full (RXI), and break (BRI).

Table 22.12 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in SCSCR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When a TXI request is enabled by the TIE bit and the TDFE flag in the serial status register (SCFSR) is set to 1, a TXI interrupt request is generated. The DMAC can be activated and data transfer performed by this TXI interrupt request. At this time, an interrupt request is not sent to the CPU.

When an RXI request is enabled by the RIE bit and the RDF flag or the DR flag in SCFSR is set to 1, an RXI interrupt request is generated. The DMAC can be activated and data transfer performed by this RXI interrupt request. At this time, an interrupt request is not sent to the CPU. The RXI interrupt request caused by the DR flag is generated only in asynchronous mode.

When the RIE bit is set to 0 and the REIE bit is set to 1, the SCIF requests only an ERI interrupt without requesting an RXI interrupt.

The TXI indicates that transmit data can be written, and the RXI indicates that there is receive data in SCFRDR.

Interrupt Source	Description	DMAC Activation	Priority on Reset Release
BRI	Interrupt initiated by break (BRK) or overrun error (ORER)	Not possible	High
ERI	Interrupt initiated by receive error (ER)	Not possible	
RXI	Interrupt initiated by receive FIFO data full (RDF) or data ready (DR)	Possible	_
ТХІ	Interrupt initiated by transmit FIFO data empty (TDFE)	Possible	Low

RENESAS

Table 22.12 SCIF Interrupt Sources

22.6 Usage Notes

Note the following when using the SCIF.

22.6.1 SCFTDR Writing and TDFE Flag

The TDFE flag in the serial status register (SCFSR) is set when the number of transmit data bytes written in the transmit FIFO data register (SCFTDR) has fallen below the transmit trigger number set by bits TTRG[1:0] in the FIFO control register (SCFCR). After the TDFE flag is set, transmit data up to the number of empty bytes in SCFTDR can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to 0. TDFE flag clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of the FIFO data count register (SCFDR).

22.6.2 SCFRDR Reading and RDF Flag

The RDF flag in the serial status register (SCFSR) is set when the number of receive data bytes in the receive FIFO data register (SCFRDR) has become equal to or greater than the receive trigger number set by bits RTRG[1:0] in the FIFO control register (SCFCR). After RDF flag is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR exceeds the trigger number, the RDF flag will be set to 1 again if it is cleared to 0. The RDF flag should therefore be cleared to 0 after being read as 1 after reading the number of the received data in the receive FIFO data register (SCFRDR) which is less than the trigger number.

The number of receive data bytes in SCFRDR can be found from the lower 8 bits of the FIFO data count register (SCFDR).

22.6.3 Break Detection and Processing

Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set.

Note that, although transfer of receive data to SCFRDR is halted in the break state, the SCIF receiver continues to operate.

22.6.4 Sending a Break Signal

The I/O condition and level of the TxD pin are determined by the SPB2IO and SPB2DT bits in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, the TxD pin does not work. During the period, mark status is performed by the SPB2DT bit. Therefore, the SPB2IO and SPB2DT bits should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB2DT bit to 0 (designating low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TxD pin.

22.6.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCIF operates on a base clock with a frequency of 16 times the transfer rate. In reception, the SCIF synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 22.19.





Figure 22.19 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

Equation 1:

$$M = \ \{ \ (0.5 - \frac{1}{2N} \) - (L - 0.5) \ F - \frac{|D - 0.5|}{N} \ (1 + F) \ \} \ \times 100 \ \%$$

Where: M: Receive margin (%)
N: Ratio of clock frequency to bit rate (N = 16)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 9 to 12)
F: Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2.

Equation 2:

When D = 0.5 and F = 0: M = $(0.5 - 1/(2 \times 16)) \times 100\%$ = 46.875%

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

Section 23 Pin Function Controller (PFC)

The pin function controller (PFC) consists of registers that select the functions of the multiplexed pins and their I/O directions. Tables 23.1 to 23.7 list the multiplexed pins of this LSI. Table 23.8 lists pin functions for each operating mode.

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)	Function 5 (Related modules)
А	PA25 I/O (port)	A25 output (BSC)	—	—	HIFMD input (HIF)
	PA24 I/O (port)	A24 output (BSC)	_	—	_
	PA23 I/O (port)	A23 output (BSC)	—	—	—
	PA22 I/O (port)	A22 output (BSC)		_	_
	PA21 I/O (port)	A21 output (BSC)	_	—	_
	PA20 I/O (port)	A20 output (BSC)	_	—	_
	PA19 I/O (port)	A19 output (BSC)		_	_
	PA18 I/O (port)	A18 output (BSC)	_	—	_
	PA17 I/O (port)	A17 output (BSC)	—	—	—

Table 23.1 List of Multiplexed Pins (Port A)

Table 23.2 List of Multiplexed Pins (Port B)

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
В	PB07 I/O (port)	BS output (BSC)		_	—
	PB06 input (port)	CS4 output (BSC)		_	—
	PB05 I/O (port)	CS5 output (BSC)	CE1A output (BSC)	IRQ3 input (INTC)	TEND1 output (DMAC)
	PB04 I/O (port)		CE2A output (BSC)	IRQ2 input (INTC)	DACK1 output (DMAC)
	PB03 input (port)	CS6 output (BSC)	CE1B output (BSC)	IRQ1 input (INTC)	DREQ1 input (DMAC)
	PB02 input (port)		CE2B output (BSC)	IRQ0 input (INTC)	_
	PB01 input (port)		IOIS16 input (BSC)	SCL I/O (IIC)	—
	PB00 input (port)	WAIT input (BSC)		SDA I/O (IIC)	_



Table 23.3 List of Multiplexed Pins (Port C)

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
С	PC20 I/O (port)	WOL output (EtherC)	_	_
	PC19 I/O (port)	EXOUT output (EtherC)	_	—
	PC18 I/O (port)	LNKSTA input (EtherC)	—	—
	PC17 I/O (port)	MDC output (EtherC)	—	—
	PC16 I/O (port)	MDIO I/O (EtherC)	—	—
	PC15 I/O (port)	CRS input (EtherC)	—	—
	PC14 I/O (port)	COL input (EtherC)	—	—
	PC13 I/O (port)	TX_CLK input (EtherC)	—	—
	PC12 I/O (port)	TX_EN output (EtherC)	—	—
	PC11 I/O (port)	TX_ER output (EtherC)	—	—
	PC10 I/O (port)	RX_CLK input (EtherC)	—	—
	PC09 I/O (port)	RX_ER input (EtherC)	—	—
	PC08 I/O (port)	RX_DV input (EtherC)	—	—
	PC07 I/O (port)	MII_TXD3 output (EtherC)	_	_
	PC06 I/O (port)	MII_TXD2 output (EtherC)	_	_
	PC05 I/O (port)	MII_TXD1 output (EtherC)	_	_
	PC04 I/O (port)	MII_TXD0 output (EtherC)	_	—
	PC03 I/O (port)	MII_RXD3 input (EtherC)	_	—
	PC02 I/O (port)	MII_RXD2 input (EtherC)	_	_
	PC01 I/O (port)	MII_RXD1 input (EtherC)	_	_
	PC00 input (port)	MII_RXD0 input (EtherC)	_	_

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
D	PD07 I/O (port)	IRQ7 input (INTC)	SDCLK output (SDHI)	—
	PD06 I/O (port)	IRQ6 input (INTC)	SDCMD I/O (SDHI)	—
	PD05 input (port)	IRQ5 input (INTC)	SDCD input (SDHI)	—
	PD04 input (port)	IRQ4 input (INTC)	SDWP input (SDHI)	—
	PD03 I/O (port)	IRQ3 input (INTC)	SDDAT3 I/O (SDHI)	—
	PD02 I/O (port)	IRQ2 input (INTC)	SDDAT2 I/O (SDHI)	—
	PD01 I/O (port)	IRQ1 input (INTC)	SDDAT1 I/O (SDHI)	—
	PD00 I/O (port)	IRQ0 input (INTC)	SDDAT0 I/O (SDHI)	—

Table 23.4 List of Multiplexed Pins (Port D)

Table 23.5 List of Multiplexed Pins (Port E)

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
E	_	ST1_CLKIN input (STIF)	SSISCK1 I/O (SSI)	—
	_	ST1_VCO_CLKIN input (STIF)	AUDIO_CLK input (SSI)	_
	PE11 I/O (port)	ST1_PWM output (STIF)	RTS2 I/O (SCIF)	—
	PE10 I/O (port)	ST1_SYC I/O (STIF)	CTS2 I/O (SCIF)	_
	PE09 I/O (port)	ST1_VLD I/O (STIF)	SCK2 I/O (SCIF)	_
	PE08 I/O (port)	ST1_REQ I/O (STIF)	TxD2 output (SCIF)	_
	PE07 I/O (port)	ST1_D7 I/O (STIF)	SSIWS1 I/O (SSI)	_
	PE06 I/O (port)	ST1_D6 I/O (STIF)	SSIDATA1 I/O (SSI)	—
	PE05 I/O (port)	ST1_D5 I/O (STIF)	RTS1 I/O (SCIF)	_
	PE04 I/O (port)	ST1_D4 I/O (STIF)	CTS1 I/O (SCIF)	_
	PE03 I/O (port)	ST1_D3 I/O (STIF)	SCK1 I/O (SCIF)	—
	PE02 I/O (port)	ST1_D2 I/O (STIF)	RxD1 input (SCIF)	—
	PE01 I/O (port)	ST1_D1 I/O (STIF)	TxD1 output (SCIF)	_
	PE00 I/O (port)	ST1_D0 I/O (STIF)	RxD2 input (SCIF)	_



Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
F		ST_CLKOUT output (STIF)	_	—
		ST0_CLKIN input (STIF)	SSISCK0 I/O (SSI)	_
		ST0_VCO_CLKIN input (STIF)		_
	PF11 I/O (port)	ST0_PWM output (STIF)	TEND0 output (DMAC)	_
	PF10 I/O (port)	ST0_SYC I/O (STIF)	DACK0 output (DMAC)	—
	PF09 I/O (port)	ST0_VLD I/O (STIF)	DREQ0 input (DMAC)	_
	PF08 I/O (port)	ST0_REQ I/O (STIF)	_	—
	PF07 I/O (port)	ST0_D7 I/O (STIF)	SSIWS0 I/O (SSI)	_
	PF06 I/O (port)	ST0_D6 I/O (STIF)	SSIDATA0 I/O (SSI)	_
	PF05 I/O (port)	ST0_D5 I/O (STIF)	RTS0 I/O (SCIF)	_
	PF04 I/O (port)	ST0_D4 I/O (STIF)	CTS0 I/O (SCIF)	—
	PF03 I/O (port)	ST0_D3 I/O (STIF)	SCK0 I/O (SCIF)	_
	PF02 I/O (port)	ST0_D2 I/O (STIF)	RxD0 input (SCIF)	—
	PF01 I/O (port)	ST0_D1 I/O (STIF)	TxD0 output (SCIF)	_
	PF00 I/O (port)	ST0_D0 I/O (STIF)	_	_

Table 23.6 List of Multiplexed Pins (Port F)

Port	Function 1 (Related modules)	Function 2 (Related modules)	Function 3 (Related modules)	Function 4 (Related modules)
G	PG23 I/O (port)	HIFCS input (HIF)	—	—
	PG22 I/O (port)	HIFRS input (HIF)	—	_
	PG21 I/O (port)	HIFWR input (HIF)	—	_
	PG20 I/O (port)	HIFRD input (HIF)	—	—
	PG19 I/O (port)	HIFINT output (HIF)	—	—
	PG18 I/O (port)	HIFDREQ output (HIF)	_	—
	PG17 I/O (port)	HIFRDY output (HIF)	—	—
	PG16 I/O (port)	HIFEBL input (HIF)	—	—
	PG15 I/O (port)	HIFD15 I/O (HIF)	—	—
	PG14 I/O (port)	HIFD14 I/O (HIF)	—	—
	PG13 I/O (port)	HIFD13 I/O (HIF)	—	—
	PG12 I/O (port)	HIFD12 I/O (HIF)	_	—
	PG11 I/O (port)	HIFD11 I/O (HIF)	—	—
	PG10 I/O (port)	HIFD10 I/O (HIF)	—	—
	PG09 I/O (port)	HIFD09 I/O (HIF)	_	_
	PG08 I/O (port)	HIFD08 I/O (HIF)	_	_
	PG07 I/O (port)	HIFD07 I/O (HIF)	—	—
	PG06 I/O (port)	HIFD06 I/O (HIF)	_	_
	PG05 I/O (port)	HIFD05 I/O (HIF)	—	—
	PG04 I/O (port)	HIFD04 I/O (HIF)	—	—
	PG03 I/O (port)	HIFD03 I/O (HIF)	—	_
	PG02 I/O (port)	HIFD02 I/O (HIF)	—	—
	PG01 I/O (port)	HIFD01 I/O (HIF)		
	PG00 I/O (port)	HIFD00 I/O (HIF)	_	_

Table 23.7 List of Multiplexed Pins (Port G)



Table 23.8	List of Pins for Each Operating Mode (1)
-------------------	--

Pin	Non-HIF Boot Mode		HIF Boot Mode	
No.	Initial Function	Settable Function	Initial Function	Settable Function
A2	A00	—	A00	—
B18	A01	—	A01	—
B17	A02	—	A02	—
C17	A03	_	A03	_
A16	A04	—	A04	—
B16	A05	—	A05	—
C16	A06	_	A06	_
A15	A07	_	A07	_
B15	A08	_	A08	_
C15	A09	—	A09	—
A14	A10	—	A10	—
B14	A11	—	A11	—
C14	A12	_	A12	_
A13	A13	—	A13	—
B13	A14	_	A14	_
C13	A15	_	A15	_
A12	A16	—	A16	—
A1	PA17	PA17/A17	PA17	PA17/A17
B1	PA18	PA18/A18	PA18	PA18/A18
C3	PA19	PA19/A19	PA19	PA19/A19
B2	PA20	PA20/A20	PA20	PA20/A20
C2	PA21	PA21/A21	PA21	PA21/A21
D3	PA22	PA22/A22	PA22	PA22/A22
E3	PA23	PA23/A23	PA23	PA23/A23
D2	PA24	PA24/A24	PA24	PA24/A24
C1	HIFMD/PA25*	PA25/A25	HIFMD/PA25*	PA25/A25
B12	D00	—	D00	—
C12	D01		D01	_
A11	D02	—	D02	_
B11	D03	_	D03	_
-				

Pin	Non-HIF Boot Mode		HIF Boot Mode	
No.	Initial Function	Settable Function	Initial Function	Settable Function
C11	D04	_	D04	—
A10	D05	_	D05	—
B10	D06	—	D06	—
C10	D07	—	D07	—
B7	D08	_	D08	_



Pin	Non-HIF Boot Mode		HIF Boot Mode	
No.	Initial Function	Settable Function	Initial Function	Settable Function
A7	D09	_	D09	—
B8	D10	_	D10	_
C8	D11	_	D11	_
A8	D12	_	D12	—
C9	D13	_	D13	_
B9	D14	_	D14	_
A9	D15	_	D15	_
K18	D16	_	D16	_
K17	D17	_	D17	_
J19	D18	_	D18	_
J18	D19	_	D19	
H19	D20	_	D20	—
H18	D21	_	D21	_
G19	D22	_	D22	
G18	D23	_	D23	_
E17	D24	_	D24	_
D19	D25	_	D25	_
E18	D26	_	D26	_
F17	D27	_	D27	_
E19	D28	_	D28	_
F18	D29	_	D29	—
F19	D30	_	D30	_
G17	D31	_	D31	
A4	PB00	PB00/WAIT/SDA	PB00	PB00/WAIT/SDA
C5	PB01	PB01/IOIS16/SCL	PB01	PB01/IOIS16/SCL
B19	CKE	_	CKE	
A19	CAS	_	CAS	
A18	RAS	_	RAS	_
C7	(WE0/DQMLL)		(WE0/DQMLL)	
A6	(WE1/DQMLU/WE)	_	(WE1/DQMLU/WE)	_

Table 23.8 List of Pins for Each Operating Mode (2)

Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
D18	(WE2/DQMUL/ICIORD)	_	(WE2/DQMUL/ICIORD)	_				
D17	(WE3/DQMUU/ICIOWR)	—	(WE3/DQMUU/ICIOWR)	—				
B5	RD	—	RD	—				
C18	RDWR	_	RDWR	_				
B4	PB02	PB02/CE2B/IRQ0	PB02	PB02/CE2B/IRQ0				



Table 23.8	List of Pins for	• Each	Operating	Mode (3)
-------------------	------------------	--------	-----------	-----------------

Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
C4	PB03	PB03/CS6/CE1B/IRQ1/ DREQ1	PB03	PB03/CS6/CE1B/IRQ1/ DREQ1				
A3	PB04	PB04/CE2A/IRQ2/DACK 1	PB04	PB04/CE2A/IRQ2/DACK 1				
B3	PB05	PB05/CS5/CE1A/IRQ3/ TEND1	PB05	PB05/CS5/CE1A/IRQ3/ TEND1				
A5	PB06	PB06/CS4	PB06	PB06/CS4				
A17	CS3	_	CS3	_				
C6	CS0	—	CS0	—				
B6	PB07	PB07/BS	PB07	PB07/BS				
L3	PC00	PC00/MII_RXD0	PC00	PC00/MII_RXD0				
L2	PC01	PC01/MII_RXD1	PC01	PC01/MII_RXD1				
L1	PC02	PC02/MII_RXD2	PC02	PC02/MII_RXD2				
K2	PC03	PC03/MII_RXD3	PC03	PC03/MII_RXD3				
J3	PC04	PC04/MII_TXD0	PC04	PC04/MII_TXD0				
H2	PC05	PC05/MII_TXD1	PC05	PC05/MII_TXD1				
G1	PC06	PC06/MII_TXD2	PC06	PC06/MII_TXD2				
G2	PC07	PC07/MII_TXD3	PC07	PC07/MII_TXD3				
K1	PC08	PC08/RX_DV	PC08	PC08/RX_DV				
K3	PC09	PC09/RX_ER	PC09	PC09/RX_ER				
J1	PC10	PC10/RX_CLK	PC10	PC10/RX_CLK				
H3	PC11	PC11/TX_ER	PC11	PC11/TX_ER				
F1	PC12	PC12/TX_EN	PC12	PC12/TX_EN				
F2	PC13	PC13/TX_CLK	PC13	PC13/TX_CLK				
J2	PC14	PC14/COL	PC14	PC14/COL				
H1	PC15	PC15/CRS	PC15	PC15/CRS				
G3	PC16	PC16/MDIO	PC16	PC16/MDIO				
E1	PC17	PC17/MDC	PC17	PC17/MDC				
D1	PC18	PC18/LNKSTA	PC18	PC18/LNKSTA				
E2	PC19	PC19/EXOUT	PC19	PC19/EXOUT				
F3	PC20	PC20/WOL	PC20	PC20/WOL				

Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
R1	PD00	PD00/IRQ0/SDATA0	PD00	PD00/IRQ0/SDATA0				
P3	PD01	PD01/IRQ1/SDATA1	PD01	PD01/IRQ1/SDATA1				
P2	PD02	PD02/IRQ2/SDATA2	PD02	PD02/IRQ2/SDATA2				
P1	PD03	PD03/IRQ3/SDATA3	PD03	PD03/IRQ3/SDATA3				



Table 23.8 List of Pins for Each Operating Mode (4)

Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
N3	PD04	PD04/IRQ4/SDWP	PD04	PD04/IRQ4/SDWP				
N2	PD05	PD05/IRQ5/SDCD	PD05	PD05/IRQ5/SDCD				
N1	PD06	PD06/IRQ6/SDCMD	PD06	PD06/IRQ6/SDCMD				
MЗ	PD07	PD07/IRQ7/SDCLK	PD07	PD07/IRQ7/SDCLK				
W14	PE00	PE00/ST1_D0/RxD2	PE00	PE00/ST1_D0/RxD2				
U12	PE01	PE01/ST1_D1/TxD1	PE01	PE01/ST1_D1/TxD1				
W13	PE02	PE02/ST1_D2/RxD1	PE02	PE02/ST1_D2/RxD1				
V13	PE03	PE03/ST1_D3/SCK1	PE03	PE03/ST1_D3/SCK1				
V10	PE04	PE04/ST1_D4/CTS1	PE04	PE04/ST1_D4/CTS1				
W12	PE05	PE05/ST1_D5/RTS1	PE05	PE05/ST1_D5/RTS1				
U11	PE06	PE06/ST1_D6/SSIDATA1	PE06	PE06/ST1_D6/SSIDATA1				
V12	PE07	PE07/ST1_D7/SSIWS1	PE07	PE07/ST1_D7/SSIWS1				
W15	PE08	PE08/ST1_REQ/TxD2	PE08	PE08/ST1_REQ/TxD2				
U13	PE09	PE09/ST1_VLD/SCK2	PE09	PE09/ST1_VLD/SCK2				
V14	PE10	PE10/ST1_SYC/CTS2	PE10	PE10/ST1_SYC/CTS2				
V15	PE11	PE11/ST1_PWM/RTS2	PE11	PE11/ST1_PWM/RTS2				
U14	ST1_VCO_CLKIN	ST1_VCO_CLKIN/ AUDIO_CLK	ST1_VCO_CLKIN	ST1_VCO_CLKIN AUDIO_CLK				
V16	ST1_CLKIN	ST1_CLKIN/SSISCK1	ST1_CLKIN	ST1_CLKIN/SSISCK1				
N19	PF00	PF00/ST0_D0	PF00	PF00/ST0_D0				
M19	PF01	PF01/ST0_D1/TxD0	PF01	PF01/ST0_D1/TxD0				
M18	PF02	PF02/ST0_D2/RxD0	PF02	PF02/ST0_D2/RxD0				
M17	PF03	PF03/ST0_D3/SCK0	PF03	PF03/ST0_D3/SCK0				
L19	PF04	PF04/ST0_D4/CTS0	PF04	PF04/ST0_D4/CTS0				
L18	PF05	PF05/ST0_D5/RTS0	PF05	PF05/ST0_D5/RTS0				
L17	PF06	PF06/ST0_D6/SSIDATA0	PF06	PF06/ST0_D6/SSIDATA0				
K19	PF07	PF07/ST0_D7/SSIWS0	PF07	PF07/ST0_D7/SSIWS0				
P19	PF08	PF08/ST0_REQ	PF08	PF08/ST0_REQ				
N18	PF09	PF09/ST0_VLD/DREQ0	PF09	PF09/ST0_VLD/DREQ0				
N17	PF10	PF10/ST0_SYC/DACK0	PF10	PF10/ST0_SYC/DACK0				

Pin	Non-HIF Boot Mode		HIF Boot Mode						
No.	Initial Function	Settable Function	Initial Function	Settable Function					
P17	PF11	PF11/ST0_PWM/TEND0	PF11	PF11/ST0_PWM/TEND0					
R19	ST0_VCO_CLKIN	—	ST0_VCO_CLKIN	—					
P18	ST0_CLKIN	ST0_CLKIN/SSISCK0	ST0_CLKIN	ST0_CLKIN/SSISCK0					
W16	ST_CLKOUT	_	ST_CLKOUT	_					



Table 23.8 List of Pins for Each Operating Mode (5)

Pin	Non-HIF Boot Mode		HIF Boot Mode				
No.	Initial Function	Settable Function	Initial Function	Settable Function			
W4	PG00	PG00/HIFD00	HIFD00	PG00/HIFD00			
V4	PG01	PG01/HIFD01	HIFD01	PG01/HIFD01			
W3	PG02	PG02/HIFD02	HIFD02	PG02/HIFD02			
W2	PG03	PG03/HIFD03	HIFD03	PG03/HIFD03			
V3	PG04	PG04/HIFD04	HIFD04	PG04/HIFD04			
U3	PG05	PG05/HIFD05	HIFD05	PG05/HIFD05			
V2	PG06	PG06/HIFD06	HIFD06	PG06/HIFD06			
W1	PG07	PG07/HIFD07	HIFD07	PG07/HIFD07			
V1	PG08	PG08/HIFD08	HIFD08	PG08/HIFD08			
U2	PG09	PG09/HIFD09	HIFD09	PG09/HIFD09			
U1	PG10	PG10/HIFD10	HIFD10	PG10/HIFD10			
Т3	PG11	PG11/HIFD11	HIFD11	PG11/HIFD11			
T1	PG12	PG12/HIFD12	HIFD12	PG12/HIFD12			
T2	PG13	PG13/HIFD13	HIFD13	PG13/HIFD13			
R2	PG14	PG14/HIFD14	HIFD14	PG14/HIFD14			
R3	PG15	PG15/HIFD15	HIFD15	PG15/HIFD15			
U8	PG16	PG16/HIFEBL	HIFEBL	PG16/HIFEBL			
V6	PG17	PG17/HIFRDY	HIFRDY	PG17/HIFRDY			
U6	PG18	PG18/HIFDREQ	HIFDREQ	PG18/HIFDREQ			
U7	PG19	PG19/HIFINT	HIFINT	PG19/HIFINT			
W5	PG20	PG20/HIFRD	HIFRD	PG20/HIFRD			
V5	PG21	PG21/HIFWR	HIFWR	PG21/HIFWR			
U5	PG22	PG22/HIFRS	HIFRS	PG22/HIFRS			
U4	PG23	PG23/HIFCS	HIFCS	PG23/HIFCS			
W8	DP	—	DP	—			
W7	DM	_	DM	—			
V8	VBUS	—	VBUS				
W10	REFRIN	_	REFRIN	—			
V11	USB_X1	_	USB_X1				
W11	USB_X2	_	USB_X2	_			

Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
W17	TRST	—	TRST	—				
V18	TDO	—	TDO	—				
U16	TDI	—	TDI	—				
W18	TMS	_	TMS	_				



Pin	Non-HIF Boot Mode		HIF Boot Mode					
No.	Initial Function	Settable Function	Initial Function	Settable Function				
U15	ТСК	_	ТСК	_				
R18	ASEBRK/ASEBRKAK	_	ASEBRK/ASEBRKAK	_				
T7	DG12	_	DG12	_				
T8	DV12	—	DV12	_				
Т9	UV12	_	UV12	_				
T10	AV12	—	AV12	—				
U9	UG12	—	UG12	_				
U10	AG12	_	AG12	_				
V7	DG33	_	DG33	_				
V9	AG33	—	AG33	_				
W9	AV33	_	AV33	_				
U19	EXTAL	_	EXTAL	_				
V19	XTAL	—	XTAL	—				
C19	CKIO	_	CKIO	_				
M2	ASEMD	—	ASEMD	—				
M1	TESTMD	—	TESTMD	—				
T17	MD_BW	_	MD_BW	—				
U17	MD_CK1	—	MD_CK1	—				
U18	MD_CK0	—	MD_CK0	—				
V17	RES	_	RES	_				
T18	NMI	_	NMI					
R17	WDTOVF	_	WDTOVF					

Table 23.8 List of Pins for Each Operating Mode (6)

Note: * This pin functions as HIFMD during a power-on reset that is output from the RES pin.

23.1 Register Descriptions

The PFC has the following registers. For the address and status at each processing state of these registers, see section 28, List of Registers.

- Port A I/O register H (PAIORH)
- Port A control register H2 (PACRH2)
- Port A control register H1 (PACRH1)
- Port B I/O register L (PBIORL)
- Port B control register L1 (PBCRL1)
- Port C I/O register H (PCIORH)
- Port C I/O register L (PCIORL)
- Port C control register H1 (PCCRH1)
- Port C control register L2 (PCCRL2)
- Port C control register L1 (PCCRL1)
- Port D I/O register L (PDIORL)
- Port D control register L1 (PDCRL1)
- Port E I/O register L (PEIORL)
- Port E control register L2 (PECRL2)
- Port E control register L1 (PECRL1)
- Port F I/O register L (PFIORL)
- Port F control register L2 (PFCRL2)
- Port F control register L1 (PFCRL1)
- Port G I/O register H (PGIORH)
- Port G I/O register L (PGIORL)

Port G control register H1 (PGCRH1)

Port G control register L1 (PGCRL1)

Port G control register L2 (PGCRL2)

23.1.1 Port A I/O Register H (PAIORH)

PAIORH is a 16-bit readable/writable register that selects the input/output direction for the port A pins. Bits PA25IOR to PA17IOR correspond to pins PA25 to PA17 (multiplexed pin names other than port names are omitted), respectively. PAIORH is enabled when the function of the port A pins is set to general-purpose I/O (PA25 to PA17), and is disabled in other cases.

When a bit in PAIORH is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 10 and 0 in PAIORH are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PAIORH is H'0000.

23.1.2 Port A Control Registers H2 and H1 (PACRH2, PACRH1)

PACRH1 and PACRH2 are 16-bit readable/writable registers that select the functions of the multiplexed port A pins.

• PACRH2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	PA25 MD0	-	PA24 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	PA25MD0	0	R/W	PA25 Mode
				This bit selects the function of the HIFMD/PA25/A25 pin. This pin functions as HIFMD (HIF) only during a power-on reset that is output from the $\overline{\text{RES}}$ pin.
				0: PA25 I/O (port)
				1: A25 output (BSC)
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PA24MD0	0	R/W	PA24 Mode
				This bit selects the function of the PA24/A24 pin.
				0: PA24 I/O (port)
				1: A24 output (BSC)



• PACRH1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PA23 MD0	-	PA22 MD0	-	PA21 MD0	-	PA20 MD0	-	PA19 MD0	-	PA18 MD0	-	PA17 MD0	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PA23MD0	0	R/W	PA23 Mode
				This bit selects the function of the PA23/A23 pin.
				0: PA23 I/O (port)
				1: A23 output (BSC)
13		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PA22MD0	0	R/W	PA22 Mode
				This bit selects the function of the PA22/A22 pin.
				0: PA22 I/O (port)
				1: A22 output (BSC)
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PA21MD0	0	R/W	PA21 Mode
				This bit selects the function of the PA21/A21 pin.
				0: PA21 I/O (port)
				1: A21 output (BSC)
9		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	PA20MD0	0	R/W	PA20 Mode
				This bit selects the function of the PA20/A20 pin.
				0: PA20 I/O (port)
				1: A20 output (BSC)

		Initial		
Bit	Bit Name	Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PA19MD0	0	R/W	PA19 Mode
				This bit selects the function of the PA19/A19 pin.
				0: PA19 I/O (port)
				1: A19 output (BSC)
5		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PA18MD0	0	R/W	PA18 Mode
				This bit selects the function of the PA18/A18 pin.
				0: PA18 I/O (port)
				1: A18 output (BSC)
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PA17MD0	0	R/W	PA17 Mode
				This bit selects the function of the PA17/A17 pin.
				0: PA17 I/O (port)
				1: A17 output (BSC)
1, 0	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



23.1.3 Port B I/O Register L (PBIORL)

PBIORL is a 16-bit readable/writable register that selects the input/output direction for the port B pins. Bits PB7IOR to PB0IOR correspond to pins PB07 to PB00 (multiplexed pin names other than port names are omitted), respectively. PBIORL is enabled when the function of the port B pins is set to general-purpose I/O (PB07 to PB00), and is disabled in other cases.

When a bit in PBIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 8 in PBIORL are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PBIORL is H'0000.

23.1.4 Port B Control Register L1 (PBCRL1)

PBCRL1 is a 16-bit readable/writable register that selects the functions of the multiplexed port B pins.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	PF7 MD0	-	PF6 MD0	-	PF5 MD0	-	PF4 MD0	-	PF3 MD0	-	PF2 MD0	-	PF1 MD0	-	PF0 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PB7MD0	0	R/W	PB7 Mode
				This bit selects the function of the PB07/BS pin.
				0: PB07 I/O (port)
				1: BS output (BSC)
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PB6MD0	0	R/W	PB6 Mode
				This bit selects the function of the PB06/CS4 pin.
				0: PB06 input (port)
				1: CS4 output (BSC)
11	PB5MD1	0	R/W	PB5 Mode
10	PB5MD0	0	R/W	These bits select the function of the PB05/CS5/CE1A/IRQ3/TEND1 pin.
				00: PB05 I/O (port)
				01: CS5/CE1A output (BSC)
				10: IRQ3 input (INTC)
				11: TEND1 output (DMAC)

Bit	Bit Name	Initial Value	R/W	Description
9	PB4MD1	0	R/W	PB4 Mode
8	PB4MD0	0	R/W	These bits select the function of the PB04/CE2A/IRQ2/DACK1 pin.
				00: PB04 I/O (port)
				01: CE2A output (BSC)
				10: IRQ2 input (INTC)
				11: DACK1 output (DMAC)
7	PB3MD1	0	R/W	PB3 Mode
6	PB3MD0			These bits select the function of the PB03/CS6/CE1B/DREQ1 pin.
				00: PB03 input (port)
				01: CS6/CE1B output (BSC)
				10: IRQ1 input (INTC)
				11: DREQ1 input (DMAC)
5	PB2MD1	0	R/W	PB2 Mode
4	PB2MD0	0	R/W	These bits select the function of the PB02/CE2B/IRQ0 pin.
				00: PB02 input (port)
				01: CE2B output (BSC)
				10: IRQ0 input (INTC)
				11: Setting prohibited
3	PB1MD1	0	R/W	PB1 Mode
2	PB1MD0	0	R/W	These bits select the function of the PB01/IOIS16/SCL pin.
				00: PB01 input (port)
				01: IOIS16 input (BSC)
				10: SCL I/O (IIC)
				11: Setting prohibited
1	PB0MD1	0	R/W	PB0 Mode
0	PB0MD0	0	R/W	These bits select the function of the PB00/WAIT/SDA pin.
				00: PB00 input (port)
				01: WAIT input (BSC)
				10: SDA I/O (IIC)
				11: Setting prohibited

23.1.5 Port C I/O Registers H and L (PCIORH, PCIORL)

PCIORH and PCIORL are 16-bit readable/writable registers that select the input/output direction for the port C pins. Bits PC20IOR to PC0IOR correspond to pins PC20 to PC00 (multiplexed pin names other than port names are omitted), respectively. PCIORH is enabled when the function of the port C pins is set to general-purpose I/O (PC20 to PC16), and is disabled in other cases. PCIORL is enabled when the function of the port C pins is set to general-purpose I/O (PC15 to PC00), and is disabled in other cases.

When a bit in PCIORH and PCIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 5 in PCIORH are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PCIORH and PCIORL is H'0000.



23.1.6 Port C Control Registers H1, L2, and L1 (PCCRH1, PCCRL2, PCCRL1)

PCCRH1, PCCRL2, and PCCRL1 are 16-bit readable/writable registers that select the functions of the multiplexed port C pins.

• PCCRH1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PC20 MD0	-	PC19 MD0	-	PC18 MD0	-	PC17 MD0	-	PC16 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W								

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	PC20MD0	0	R/W	PC20 Mode
				This bit selects the function of the PC20/WOL pin.
				0: PC20 I/O (port)
				1: WOL output (EtherC)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PC19MD0	0	R/W	PC19 Mode
				This bit selects the function of the PC19/EXOUT pin.
				0: PC19 I/O (port)
				1: EXOUT output (EtherC)
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PC18MD0	0	R/W	PC18 Mode
				This bit selects the function of the PC18/LNKSTA pin.
				0: PC18 I/O (port)
				1: LNKSTA input (EtherC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	PC17MD0	0	R/W	PC17 Mode
				This bit selects the function of the PC17/MDC pin.
				0: PC17 I/O (port)
				1: MDC output (EtherC)
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PC16MD0	0	R/W	PC16 Mode
				This bit selects the function of the PC16/MDIO pin.
				0: PC16 I/O (port)
				1: MDIO I/O (EtherC)



• PCCRL2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PC15 MD0	-	PC14 MD0	-	PC13 MD0	-	PC12 MD0	-	PC11 MD0	-	PC10 MD0	-	PC9 MD0	-	PC8 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PC15MD0	0	R/W	PC15 Mode
				This bit selects the function of the PC15/CRS pin.
				0: PC15 I/O (port)
				1: CRS input (EtherC)
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PC14MD0	0	R/W	PC14 Mode
				This bit selects the function of the PC14/COL pin.
				0: PC14 I/O (port)
				1: COL input (EtherC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PC13MD0	0	R/W	PC13 Mode
				This bit selects the function of the PC13/TX_CLK pin.
				0: PC13 I/O (port)
				1: TX_CLK input (EtherC)
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	PC12MD0	0	R/W	PC12 Mode
				This bit selects the function of the PC12/TX_EN pin.
				0: PC12 I/O (port)
				1: TX_EN output (EtherC)

D:4	Dit Nome	Initial		Description
BIT	Bit Name	value	R/W	Description
7	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PC11MD0	0	R/W	PC11 Mode
				This bit selects the function of the PC11/TX_ER pin.
				0: PC11 I/O (port)
				1: TX_ER output (EtherC)
5	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PC10MD0	0	R/W	PC10 Mode
				This bit selects the function of the PC10/RX_CLK pin.
				0: PC10 I/O (port)
				1: RX_CLK input (EtherC)
3	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PC9MD0	0	R/W	PC9 Mode
				This bit selects the function of the PC09/RX_ER pin.
				0: PC09 I/O (port)
				1: RX_ER input (EtherC)
1	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PC8MD0	0	R/W	PC8 Mode
				This bit selects the function of the PC08/RX_DV pin.
				0: PC08 I/O (port)
				1: RX_DV input (EtherC)



• PCCRL1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PF7 MD0	-	PF6 MD0	-	PF5 MD0	-	PF4 MD0	-	PF3 MD0	-	PF2 MD0	-	PF1 MD0	-	PF0 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PC7MD0	0	R/W	PC7 Mode
				This bit selects the function of the PC07/MII_TXD3 pin.
				0: PC07 I/O (port)
				1: MII_TXD3 output (EtherC)
13		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PC6MD0	0	R/W	PC6 Mode
				This bit selects the function of the PC06/MII_TXD2 pin.
				0: PC06 I/O (port)
				1: MII_TXD2 output (EtherC)
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PC5MD0	0	R/W	PC5 Mode
				This bit selects the function of the PC05/MII_TXD1 pin.
				0: PC05 I/O (port)
				1: MII_TXD1 output (EtherC)
9		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	PC4MD0	0	R/W	PC4 Mode
				This bit selects the function of the PC04/MII_TXD0 pin.
				0: PC04 I/O (port)
				1: MII_TXD0 output (EtherC)

		Initial		
Bit	Bit Name	Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PC3MD0	0	R/W	PC3 Mode
				This bit selects the function of the PC03/MII_RXD3 pin.
				0: PC03 I/O (port)
				1: MII_RXD3 input (EtherC)
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PC2MD0	0	R/W	PC2 Mode
				This bit selects the function of the PC02/MII_RXD2 pin.
				0: PC02 I/O (port)
				1: MII_RXD2 input (EtherC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PC1MD0	0	R/W	PC1 Mode
				This bit selects the function of the PC01/MII_RXD1 pin.
				0: PC01 I/O (port)
				1: MII_RXD1 input (EtherC)
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PC0MD0	0	R/W	PC0 Mode
				This bit selects the function of the PC00/MII_RXD0 pin.
				0: PC00 input (port)
				1: MII_RXD0 input (EtherC)



23.1.7 Port D I/O Register L (PDIORL)

PDIORL is a 16-bit readable/writable register that selects the input/output direction for the port D pins. Bits PD7IOR to PD0IOR correspond to pins PD07 to PD00 (multiplexed pin names other than port names are omitted), respectively. PDIORL is enabled when the function of the port D pins is set to general-purpose I/O (PD07 to PD00), and is disabled in other cases.

When a bit in PDIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 8 in PDIORL are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PDIORL is H'0000.
23.1.8 Port D Control Register L1 (PDCRL1)

PDCRL1 is a 16-bit readable/writable register that selects the functions of the multiplexed port D pins.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[PD7 MD1	PD7 MD0	PD6 MD1	PD6 MD0	PD5 MD1	PD5 MD0	PD4 MD1	PD4 MD0	PD3 MD1	PD3 MD0	PD2 MD1	PD2 MD0	PD1 MD1	PD1 MD0	PD0 MD1	PD0 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	PD7MD1	0	R/W	PD7 Mode
14	PD7MD0	0	R/W	These bits select the function of the PD07/IRQ7/SDCLK pin.
				00: PD07 I/O (port)
				01: IRQ7 input (INTC)
				10: SDCLK output (SDHI)
				11: Setting prohibited
13	PD6MD1	0	R/W	PD6 Mode
12	PD6MD0	0	R/W	These bits select the function of the PD06/IRQ6/SDCMD pin.
				00: PD06 I/O (port)
				01: IRQ6 input (INTC)
				10: SDCMD I/O (SDHI)
				11: Setting prohibited
11	PD5MD1	0	R/W	PD5 Mode
10	PD5MD0	0	R/W	These bits select the function of the PD05/IRQ5/SDCD pin.
				00: PD05 input (port)
				01: IRQ5 input (INTC)
				10: SDCD input (SDHI)
				11: Setting prohibited

Di+	Rit Namo	Initial Value	D/M	Description
		value		Description DD4 Made
9		0		PD4 Mode
0	F D4IVIDU	0	U/ 88	pin.
				00: PD04 input (port)
				01: IRQ4 input (INTC)
				10: SDWP input (SDHI)
				11: Setting prohibited
7	PD3MD1	0	R/W	PD3 Mode
6	PD3MD0	0	R/W	These bits select the function of the PD03/IRQ3/SDDATA3 pin.
				00: PD03 I/O (port)
				01: IRQ3 input (INTC)
				10: SDDATA3 I/O (SDHI)
				11: Setting prohibited
5	PD2MD1	0	R/W	PD2 Mode
4	PD2MD0	0	R/W	These bits select the function of the PD02/IRQ2/SDDATA2 pin.
				00: PD02 I/O (port)
				01: IRQ2 input (INTC)
				10: SDDATA2 I/O (SDHI)
				11: Setting prohibited
3	PD1MD1	0	R/W	PD1 Mode
2	PD1MD0	0	R/W	These bits select the function of the PD01/IRQ1/SDDATA1 pin.
				00: PD01 I/O (port)
				01: IRQ1 input (INTC)
				10: SDDATA1 I/O (SDHI)
				11: Setting prohibited
1	PD0MD1	0	R/W	PD0 Mode
0	PD0MD0	0	R/W	These bits select the function of the PD00/IRQ0/SDDATA0 pin.
				00: PD00 I/O (port)
				01: IRQ0 input (INTC)
				10: SDDATA0 I/O (SDHI)
				11: Setting prohibited

23.1.9 Port E I/O Register L (PEIORL)

PEIORL is a 16-bit readable/writable register that selects the input/output direction for the port E pins. Bits PE11IOR to PE0IOR correspond to pins PE11 to PE00 (multiplexed pin names other than port names are omitted), respectively. PEIORL is enabled when the function of the port E pins is set to general-purpose I/O (PE11 to PE00), and is disabled in other cases.

When a bit in PEIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 12 in PEIORL are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PEIORL is H'0000.



23.1.10 Port E Control Registers L2 and L1 (PECRL2, PECRL1)

PECRL2 and PECRL1 are 16-bit readable/writable registers that select the functions of the multiplexed port E pins.

• PECRL2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	PE13 MD1	PE13 MD0	PE12 MD1	PE12 MD0	PE11 MD1	PE11 MD0	PE10 MD1	PE10 MD0	PE09 MD1	PE09 MD0	PE08 MD1	PE08 MD0/W
Initial value:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R	R/W									

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to	_	All 0	R	Reserved
12				These bits are always read as 0. The write value should always be 0.
11	PE13MD1	0	R/W	PE13 Mode
10	PE13MD0	0	R/W	These bits select the function of the ST1_CLK/SSISCK1 pin.
				00: Setting prohibited
				01: ST1_CLK I/O (STIF)
				10: SSISCK1 I/O (SSI)
				11: Setting prohibited
9	PE12MD1	0	R/W	PE12 Mode
8	PE12MD0	0	R/W	These bits select the function of the ST1_VCO_CLKIN/AUDIO_CLK pin.
				00: Setting prohibited
				01: ST1_VCO_CLKIN input (STIF)
				10: AUDIO_CLK input (SSI)
				11: Setting prohibited
7	PE11MD1	0	R/W	PE11 Mode
6	PE11MD0	1	R/W	These bits select the function of the PE11/ST1_PWM/RTS2 pin.
				00: PE11 I/O (port)
				01: ST1_PWM output (STIF)
				10: RTS2 I/O (SCIF)
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
5	PE10MD1	0	R/W	PE10 Mode
4	PE10MD0	0	R/W	These bits select the function of the PE10/ST1_SYC/CTS2 pin.
				00: PE10 I/O (port)
				01: ST1_SYC I/O (STIF)
				10: CTS2 I/O (SCIF)
				11: Setting prohibited
3	PE09MD1	0	R/W	PE09 Mode
2	PE09MD0	0	R/W	These bits select the function of the PE09/ST1_VLD/SCK2 pin.
				00: PE09 I/O (port)
				01: ST1_VLD I/O (STIF)
				10: SCK2 I/O (SCIF)
				11: Setting prohibited
1	PE08MD1	0	R/W	PE08 Mode
0	PE08MD0	0	R/W	These bits select the function of the PE08/ST1_REQ pin.
				00: PE08 I/O (port)
				01: ST1_REQ I/O (STIF)
				10: TxD2 output (SCIF)
				11: Setting prohibited



• PECRL1

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PE7 MD1	PE7 MD0	PE6 MD1	PE6 MD0	PE5 MD1	PE5 MD0	PE4 MD1	PE4 MD0	PE3 MD1	PE3 MD0	PE2 MD1	PE2 MD0	PE1 MD1	PE1 MD0	PE0 MD1	PE0 MD0
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PE07MD1	0	R/W	PE07 Mode
14	PE07MD0	0		These bits select the function of the PE07/ST1_D7/SSIWS1 pin.
				00: PE07 I/O (port)
				01: TS2_D7 I/O (STIF)
				10: SSIWS1 I/O (SSI)
				11: Setting prohibited
13	PE06MD1	0	R/W	PE06 Mode
12	PE06MD0	0	R/W	These bits select the function of the PE06/ST1_D6/SSIDATA1 pin.
				00: PE06 I/O (port)
				01: ST1_D6 I/O (STIF)
				10: SSIDATA1 I/O (SSI)
				11: Setting prohibited
11	PE05MD1	0	R/W	PE05 Mode
10	PE05MD0	0	R/W	These bits select the function of the PE05/ST1_D5/RTS1 pin.
				00: PE05 I/O (port)
				01: ST1_D5 I/O (STIF)
				10: RTS1 I/O (SCIF)
				11: Setting prohibited
9	PE04MD1	0	R/W	PE04 Mode
8	PE04MD0	0	R/W	These bits select the function of the PE04/ST1_D4/CTS1 pin.
				00: PE04 I/O (port)
				01: ST1_D4 I/O (STIF)
				10: CTS1 I/O (SCIF)
				11: Setting prohibited

-	D // N	Initial		• • • •
Bit	Bit Name	Value	R/W	Description
7	PE03MD0	0	R/W	PE03 Mode
6	PE03MD0	0	R/W	These bits select the function of the PE03/ST1_D3/SCK1 pin.
				00: PE03 I/O (port)
				01: ST1_D3 I/O (STIF)
				10: SCK1 I/O (SCIF)
				11: Setting prohibited
5	PE02MD1	0	R/W	PE02 Mode
4	PE02MD0	0	R/W	These bits select the function of the PE02/ST1_D2/RxD1 pin.
				00: PE02 I/O (port)
				01: ST1_D2 I/O (STIF)
				10: RxD1 input (SCIF)
				11: Setting prohibited
3	PE01MD1	0	R/W	PE01 Mode
2	PE01MD0	0	R/W	These bits select the function of the PE01/ST1_D1/TxD1 pin.
				00: PE01 I/O (port)
				01: ST1_D1 I/O (STIF)
				10: TxD1 output (SCIF)
				11: Setting prohibited
1	PE00MD1	0	R/W	PE00 Mode
0	PE00MD0	0	R/W	These bits select the function of the PE00/ST1_D0 pin.
				00: PE00 I/O (port)
				01: ST1_D0 I/O (STIF)
				10: RxD2 input (SCIF)
				11: Setting prohibited

23.1.11 Port F I/O Register L (PFIORL)

PFIORL is a 16-bit readable/writable register that selects the input/output direction for the port F pins. Bits PF11IOR to PF0IOR correspond to pins PF11 to PF00 (multiplexed pin names other than port names are omitted), respectively. PFIORL is enabled when the function of the port F pins is set to general-purpose I/O (PF11 to PF00), and is disabled in other cases.

When a bit in PFIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 12 in PFIORL are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PFIORL is H'0000.

23.1.12 Port F Control Registers L2 and L1 (PFCRL2, PFCRL1)

PFCRL2 and PFCRL1 are 16-bit readable/writable registers that select the functions of the multiplexed port F pins.

• PFCRL2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	PF13 MD1	PF13 MD0	-	-	PF11 MD1	PF11 MD0	PF10 MD1	PF10 MD0	PF09 MD1	PF09 MD0	-	PF08 MD0
Initial value:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to	_	All 0	R	Reserved
12				These bits are always read as 0. The write value should always be 0.
11	PF13MD1	0	R/W	PF13 Mode
10	PF13MD0	0	R/W	These bits select the function of the ST0_CLK/SSISCK0 pin.
				00: Setting prohibited
				01: ST0_CLK I/O (STIF)
				10: SSISCK0 I/O (SSI)
				11: Setting prohibited
9, 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PF11MD1	0	R/W	PF11 Mode
6	PF11MD0	1	R/W	These bits select the function of the PF11/ST0_PWM/TEND0 pin.
				00: PE11 I/O (port)
				01: ST0_PWM output (STIF)
				10: TEND0 output (DMAC)
				11: Setting prohibited



Bit	Bit Name	Initial Value	R/W	Description
5	PF10MD1	0	R/W	PF10 Mode
4	PF10MD0	0	R/W	These bits select the function of the PF10/ST0_SYC/DACK0 pin.
				00: PF10 I/O (port)
				01: ST0_SYC I/O (STIF)
				10: DACK0 output (DMAC)
				11: Setting prohibited
3	PF09MD1	0	R/W	PF09 Mode
2	PF09MD0	0	R/W	These bits select the function of the PF09/ST0_VLD/DREQ0 pin.
				00: PF09 I/O (port)
				01: ST0_VLD I/O (STIF)
				10: DREQ0 input (DMAC)
				11: Setting prohibited
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PF08MD0	0	R/W	PF08 Mode
				This bit selects the function of the PF08/ST0_REQ pin.
				0: PF08 I/O (port)
				1: ST0_REQ I/O (STIF)

• PFCRL1

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[PF7 MD1	PF7 MD0	PF6 MD1	PF6 MD0	PF5 MD1	PF5 MD0	PF4 MD1	PF4 MD0	PF3 MD1	PF3 MD0	PF2 MD1	PF2 MD0	PF1 MD1	PF1 MD0	-	PF0 MD0
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R/W													

		Initial		- · · ·
Bit	Bit Name	Value	R/W	Description
15	PF07MD1	0	R/W	PF07 Mode
14	PF07MD0	0	R/W	These bits select the function of the PF07/ST0_D7/SSIWS0 pin.
				00: PF07 I/O (port)
				01: ST0_D7 I/O (STIF)
				10: SSIWS0 I/O (SSI)
				11: Setting prohibited
13	PF06MD1	0	R/W	PF06 Mode
12	PF06MD0	0	R/W	These bits select the function of the PF06/ST0_D6/SSIDATA0 pin.
				00: PF06 I/O (port)
				01: ST0_D6 I/O (STIF)
				10: SSIDATA0 I/O (SSI)
				11: Setting prohibited
11	PF05MD1	0	R/W	PF05 Mode
10	PF05MD0	0	R/W	These bits select the function of the PF05/ST0_D5/RTS0 pin.
				00: PF05 I/O (port)
				11: ST0_D5 I/O (STIF)
				10: RTS0 I/O (SCIF)
				11: Setting prohibited
9	PF04MD1	0	R/W	PF04 Mode
8	PF04MD0	0	R/W	These bits select the function of the PF04/ST0_D4/CTS0 pin.
				00: PF04 I/O (port)
				01: ST0_D4 I/O (STIF)
				10: CTS0 I/O (SCIF)
				11: Setting prohibited



Bit	Bit Name	Initial Value	R/W	Description
7	PF03MD1	0	R/W	PF03 Mode
6	PF03MD0	0	R/W	These bits select the function of the PF03/ST0_D3/SCK0 pin.
				00: PF03 I/O (port)
				01: ST0_D3 I/O (STIF)
				10: SCK0 I/O (SCIF)
				11: Setting prohibited
5	PF02MD1	0	R/W	PF02 Mode
4	PF02MD0	0	R/W	These bits select the function of the PF02/ST0_D2/RxD0 pin.
				0: PF02 I/O (port)
				1: ST0_D2 I/O (STIF)
				10: RxD0 input (SCIF)
				11: Setting prohibited
3	PF01MD1	0	R/W	PF01 Mode
2	PF01MD0			These bits select the function of the PF01/ST0_D1/TxD0 pin.
				00: PF01 I/O (port)
				01: ST0_D1 I/O (STIF)
				10: TxD0 output (SCIF)
				11: Setting prohibited
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PF00MD0	0	R/W	PF00 Mode
				This bit selects the function of the PF00/ST0_D0 pin.
				0: PF00 I/O (port)
				1: ST0_D0 I/O (STIF)

23.1.13 Port G I/O Registers H and L (PGIORH, PGIORL)

PGIORH and PGIORL are 16-bit readable/writable registers that select the input/output direction for the port G pins. Bits PG23IOR to PG0IOR correspond to pins PG23 to PG00 (multiplexed pin names other than port names are omitted), respectively. PGIORH is enabled when the function of the port G pins is set to general-purpose I/O (PG23 to PG16), and is disabled in other cases. PGIORL is enabled when the function of the port G pins is set to general-purpose I/O (PG15 to PG00), and is disabled in other cases.

When a bit in PGIORH and PGIORL is set to 1, the corresponding pin is set to output, and when set to 0, the pin is set to input.

Bits 15 to 8 in PGIORH are reserved. These bits are always read as 0. The write value should always be 0.

The initial value of PGIORH and PGIORL is H'0000.



23.1.14 Port G Control Registers H2, L2, and L1 (PGCRH2, PGCRL2, PGCRL1)

PGCRH2, PGCRL1, and PGCRL2 are 16-bit readable/writable registers that select the functions of the multiplexed port G pins.

• PGCRH2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	-	PG23 MD0	-	PG22 MD0	-	PG21 MD0	-	PG20 MD0	-	PG19 MD0	-	PG18 MD0	-	PG17 MD0	-	PG16 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PG23MD0	0	R/W	PG23 Mode
				This bit selects the function of the PG23/HIFCS pin.
				0: PG23 I/O (port)
				1: HIFCS input (HIF)
13	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PG22MD0	0	R/W	PG22 Mode
				This bit selects the function of the PG22/HIFRS pin.
				0: PG22 I/O (port)
				1: HIFRS input (HIF)
11	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PG21MD0	0	R/W	PG21 Mode
				This bit selects the function of the PG21/HIFWR pin.
				0: PG22 I/O (port)
				1: HIFWR input (HIF)
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
8	PG20MD0	0	R/W	PG20 Mode
				This bit selects the function of the PG20/HIFRD pin.
				0: PG20 I/O (port)
				1: HIFRD input (HIF)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PG19MD0	0	R/W	PG19 Mode
				This bit selects the function of the PG19/HIFINT pin.
				0: PG19 I/O (port)
				1: HIFINT output (HIF)
5	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PG18MD0	0	R/W	PG18 Mode
				This bit selects the function of the PG18/HIFDREQ pin.
				0: PG18 I/O (port)
				1: HIFDREQ output (HIF)
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PG17MD0	0	R/W	PG17 Mode
				This bit selects the function of the PG17/HIFRDY pin.
				0: PG17 I/O (port)
				1: HIFRDY output (HIF)
1	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PG16MD0	0	R/W	PG16 Mode
				This bit selects the function of the PG16/HIFEBL pin.
				0: PG16 I/O (port)
				1: HIFEBL input (HIF)

• PGCRL2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PG15 MD0	-	PG14 MD0	-	PG13 MD0	-	PG12 MD0	-	PG11 MD0	-	PG10 MD0	-	PG9 MD0	-	PG8 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PG15MD0	0	R/W	PG15 Mode
				This bit selects the function of the PG15/HIFD15 pin.
				0: PG15 I/O (port)
				1: HIFD15 I/O (HIF)
13		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PG14MD0	0	R/W	PG14 Mode
				This bit selects the function of the PG14/HIFD14 pin.
				0: PG14 I/O (port)
				1: HIFD14 I/O (HIF)
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PG13MD0	0	R/W	PG13 Mode
				This bit selects the function of the PG13/HIFD13 pin.
				0: PG13 I/O (port)
				1: HIFD13 I/O (HIF)
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	PG12MD0	0	R/W	PG12 Mode
				This bit selects the function of the PG12/HIFD12 pin.
				0: PG12 I/O (port)
				1: HIFD12 I/O (HIF)

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PG11MD0	0	R/W	PG11 Mode
				This bit selects the function of the PG11/HIFD11 pin.
				0: PG11 I/O (port)
				1: HIFD11 I/O (HIF)
5	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PG10MD0	0	R/W	PG10 Mode
				This bit selects the function of the PG10/HIFD10 pin.
				0: PG10 I/O (port)
				1: HIFD10 I/O (HIF)
3	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PG09MD0	0	R/W	PG09 Mode
				This bit selects the function of the PG09/HIFD09 pin.
				0: PG09 I/O (port)
				1: HIFD09 I/O (HIF)
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PG08MD0	0	R/W	PG08 Mode
				This bit selects the function of the PG08/HIFD08 pin.
				0: PG08 I/O (port)
				1: HIFD08 I/O (HIF)



• PGCRL1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PG7 MD0	-	PG6 MD0	-	PG5 MD0	-	PG4 MD0	-	PG3 MD0	-	PG2 MD0	-	PG1 MD0	-	PG0 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	PG07MD0	0	R/W	PG07 Mode
				This bit selects the function of the PG07/HIFD07 pin.
				0: PG07 I/O (port)
				1: HIFD07 I/O (HIF)
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	PG06MD0	0	R/W	PG06 Mode
				This bit selects the function of the PG06/HIFD06 pin.
				0: PG06 I/O (port)
				1: HIFD06 I/O (HIF)
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	PG05MD0	0	R/W	PG05 Mode
				This bit selects the function of the PG05/HIFD05 pin.
				0: PG05 I/O (port)
				1: HIFD05 I/O (HIF)
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	PG04MD0	0	R/W	PG04 Mode
				This bit selects the function of the PG04/HIFD04 pin.
				0: PG04 I/O (port)
				1: HIFD04 I/O (HIF)

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PG03MD0	0	R/W	PG03 Mode
				This bit selects the function of the PG03/HIFD03 pin.
				0: PG03 I/O (port)
				1: HIFD03 I/O (HIF)
5	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PG02MD0	0	R/W	PG02 Mode
				This bit selects the function of the PG02/HIFD02 pin.
				0: PG02 I/O (port)
				1: HIFD02 I/O (HIF)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PG01MD0	0	R/W	PG01 Mode
				This bit selects the function of the PG01/HIFD01 pin.
				0: PG01 I/O (port)
				1: HIFD01 I/O (HIF)
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	PG00MD0	0	R/W	PG00 Mode
				This bit selects the function of the PG00/HIFD00 pin.
				0: PG00 I/O (port)
				1: HIFD00 I/O (HIF)



Section 24 I/O Ports

This LSI has seven general I/O ports: A to G. Port A is an 9-bit I/O port, port B an 8-bit I/O port, port C a 21-bit I/O port, port D an 8-bit I/O port, port E a 12-bit I/O port, port F a 12-bit I/O port and port G a 24-bit I/O port.

All port pins are multiplexed with other pin functions. The functions of the multiplexed pins are selected using the pin function controller (PFC). Each port is provided with a data register for storing the pin data.

24.1 Port A

Port A is an I/O port with 9 pins shown in figure 24.1.



Figure 24.1 Port A

24.1.1 Register Descriptions

Port A is a 9-bit I/O port. Port A has the following register. Refer to section 28, List of Registers, for more details on the addresses and states of this register in each operating mode.

Port A Data Register H (PADRH)

24.1.2 Port A Data Register H (PADRH)

PADRH is a 16-bit readable/writable register that stores port A data. Bits PA25DR to PA17DR correspond to pins PA25 to PA17, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PADRH, and the register value is read from PADRH regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PADRH is read. Also, if a value is written to PADRH, although the value will actually be written, it will have no influence on the state of the pin.Table 24.1 summarizes the PADRH read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PB7 DR	PB6 DR	PB5 DR	PB4 DR	PB3 DR	PB2 DR	PB1 DR	PB0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to	_	All 0	R	Reserved
10				These bits are always read as 0. The write value should always be 0.
9	PA25DR	0	R/W	See table 24.1.
8	PA24DR	0	R/W	
7	PA23DR	0	R/W	
6	PA22DR	0	R/W	-
5	PA21DR	0	R/W	
4	PA20DR	0	R/W	
3	PA19DR	0	R/W	-
2	PA18DR	0	R/W	
1	PA17DR	0	R/W	
0	_	0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Table 24.1 Port A Data Registers H (PADRH) Read/Write Operations

Bits 9 to 1 of PADRH

Pin Function	PAIORH	Read	Write
General input	0	Pin state	The value is written to PADRH but there is no effect on the pin state.
General output	1	Value of PADRH	The value written is output from the pin.
Other functions	*	Value of PADRH	The value is written to PADRH but there is no effect on the pin state.



24.2 Port B

Port B is an I/O port with 8 pins shown in figure 24.2.



Figure 24.2 Port B

24.2.1 Register Descriptions

Port B is an 8-bit I/O port. Port B has the following register. Refer to section 28, List of Registers, for more details on the addresses and states of this register in each operating mode.

Port B Data Register L (PBDRL)

24.2.2 Port B Data Register L (PBDRL)

PBDRL is a 16-bit readable/writable register that stores port B data. Bits PB7DR to PB0DR correspond to pins PB07 to PB00, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PBDRL, and the register value is read from PBDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PBDRL is read. Also, if a value is written to PBDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.2 summarizes the PBDRL read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PB7 DR	PB6 DR	PB5 DR	PB4 DR	PB3 DR	PB2 DR	PB1 DR	PB0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PB7DR	0	R/W	See table 24.2.
6	PB6DR	0	R/W	
5	PB5DR	0	R/W	
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1	PB1DR	0	R/W	
0	PB0DR	0	R/W	



Table 24.2 Port B Data Registers L (PBDRL) Read/Write Operations

Bits 7, 5 and 4 of PBDRL

Pin Function	PBIORL	Read	Write
General input	0	Pin state	The value is written to PBDRL but there is no effect on the pin state.
General output	1	Value of PBDRL	The value written is output from the pin.
Other functions	*	Value of PBDRL	The value is written to PBDRL but there is no effect on the pin state.

Bits 6 and 3 to 0 of PBDRL

Pin Function	PBIORL	Read	Write
General input	0	Pin state	The value is written to PBDRL but there is no effect on the pin state.
Setting prohibited	1	_	_
Other functions	*	Value of PBDRL	The value is written to PBDRL but there is no effect on the pin state.

24.3 Port C

Port C is an I/O port with 21 pins shown in figure 24.3.

	↓	PC00(input/output)/MII_RXD0 (input)
	↓	PC01(input/output)/MII_RXD1 (input)
	← →	PC02(input/output)/MII_RXD2 (input)
	← →	PC03(input/output)/MII_RXD3 (input)
	← →→	PC04(input/output)/MII_TXD0 (output)
	•>	PC05(input/output)/MII_TXD1 (output)
	← →→	PC06(input/output)/MII_TXD2 (output)
	← →	PC07(input/output)/MII_TXD3 (output)
	<>	PC08(input/output)/RX_DV (input)
t C	<>	PC09(input/output)/RX_ER (input)
Po	← →→	PC10(input/output)/RX_CLK(input)
	← →→	PC11(input/output)/TX_ER (output)
	•>	PC12(input/output)/TX_EN (output)
	← →→	PC13(input/output)/X_CLK (input)
	•	PC14(input/output)COL (input)
	<>	PC15(input/output)/CRS(input)
	<>	PC16(input/output)/MDIO (input/output)
	←	PC17(input/output)/MDC (output)
	<>	PC18(input/output)/LNKSTA (input)
	← →	PC19(input/output)/EXOUT (output)
	→	PC20(input/output)/WOL (output)

Figure 24.3 Port C

24.3.1 Register Descriptions

Port C is a 21-bit I/O port. Port C has the following registers. Refer to section 28, List of Registers, for more details on the addresses and states of these registers in each operating mode.

Port C Data Register H (PCDRH)

Port C Data Register L (PCDRL)

24.3.2 Port C Data Registers H and L (PCDRH and PCDRL)

PCDRH and PCDRL are 16-bit readable/writable registers that store port C data. Bits PC20DR to PC0DR correspond to pins PC20 to PC00, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PCDRH or PCDRL, and the register value is read from PCDRH or PCDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PCDRH or PCDRL is read. Also, if a value is written to PCDRH or PCDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.3 summarizes the PCDRH and PCDRL read/write operations.

Dia	45		10	10		10	0	0	-	0	-		0	0		0
BIT	: 15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	DR	DR	DR	DR	DR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W
Bit	Bit Nam	ne	Initial Value	l PR/	w	Desc	riptic	on								
15 to 5	—		All 0	R		Rese	erved									
						Thes alwa	e bits ys be	are a 0.	lways	read	as 0.	The w	vrite v	alue s	hould	
4	PC2	0DR	0	R/	W	See	table	24.3.								
3	PC1	9DR	0	R/	W											
2	PC1	8DR	0	R/	W											
1	PC1	7DR	0	R/	W											
0	PC1	6DR	0	R/	W											

• PCDRH

• PCDRL

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC15 DR	PC14 DR	PC13 DR	PC12 DR	PC11 DR	PC10 DR	PC9 DR	PC8 DR	PC7 DR	PC6 DR	PC5 DR	PC4 DR	PC3 DR	PC2 DR	PC1 DR	PC0 DR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Bit	Initial		
Bit	Name	Value	R/W	Description
15	PC15DR	0	R/W	See table 24.3.
14	PC14DR	0	R/W	-
13	PC13DR	0	R/W	-
12	PC12DR	0	R/W	-
11	PC11DR	0	R/W	-
10	PC10DR	0	R/W	-
9	PC9DR	0	R/W	-
8	PC8DR	0	R/W	-
7	PC7DR	0	R/W	-
6	PC6DR	0	R/W	-
5	PC5DR	0	R/W	-
4	PC4DR	0	R/W	-
3	PC3DR	0	R/W	-
2	PC2DR	0	R/W	-
1	PC1DR	0	R/W	-
0	PC0DR	0	R/W	-



Table 24.3 Port C Data Registers H and L (PCDRH and PCDRL) Read/Write Operations

Bits 4 to 0 of PCDRH and bits 15 to 1 of PCDRL

Pin Function	PCIORH, L	Read	Write
General input	0	Pin state	The value is written to PCDRH or PCDRL but there is no effect on the pin state.
General output	1	Value of PCDRH or PCDRL	The value written is output from the pin.
Other functions	*	Value of PCDRH or PCDRL	The value is written to PCDRH or PCDRL but there is no effect on the pin state.

Bit 0 of PCDRL

Pin Function	PCIORL	Read	Write
General input	0	Pin state	The value is written to PCDRL but there is no effect on the pin state.
Setting prohibited	1	—	_
Other functions	*	Value of PCDRL	The value is written to PCDRL but there is no effect on the pin state.

24.4 Port D

Port D is an I/O port with 8 pins shown in figure 24.4.



Figure 24.4 Port D

24.4.1 Register Descriptions

Port D is an 8-bit I/O port. Port D has the following register. Refer to section 28, List of Registers, for more details on the addresses and states of this register in each operating mode.

Port D Data Register L (PDDRL)



24.4.2 Port D Data Register L (PDDRL)

PDDRL is a 16-bit readable/writable register that stores port D data. Bits PD7DR to PD0DR correspond to pins PD7 to PD0, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PDDRL, and the register value is read from PDDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PDDRL is read. Also, if a value is written to PDDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.4 summarizes the PDDRL read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PD7 DR	PD6 DR	PD5 DR	PD4 DR	PD3 DR	PD2 DR	PD1 DR	PD0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PD7DR	0	R/W	See table 24.4.
6	PD6DR	0	R/W	
5	PD5DR	0	R/W	-
4	PD4DR	0	R/W	
3	PD3DR	0	R/W	
2	PD2DR	0	R/W	
1	PD1DR	0	R/W	
0	PD0DR	0	R/W	-

Table 24.4 Port D Data Registers L (PDDRL) Read/Write Operations

Bits 7, 6, and 3 to 0 of PDDRL

Pin Function	PDIORL	Read	Write
General input	0	Pin state	The value is written to PDDRL but there is no effect on the pin state.
General output	1	Value of PDDRL	The value written is output from the pin.
Other functions	*	Value of PDDRL	The value is written to PDDRL but there is no effect on the pin state.

Bits 5 and 4 of PDDRL

Pin Function	PDIORL	Read	Write
General input	0	Pin state	The value is written to PDDRL but there is no effect on the pin state.
Setting prohibited	1	_	_
Other functions	*	Value of PDDRL	The value is written to PDDRL but there is no effect on the pin state.



24.5 Port E

Port E is an I/O port with 12 pins shown in figure 24.5.



Figure 24.5 Port E

24.5.1 Register Descriptions

Port E is a 12-bit I/O port. Port E has the following register. Refer to section 28, List of Registers, for more details on the addresses and states of this register in each operating mode.

Port E Data Register L (PEDRL)

24.5.2 Port E Data Register L (PEDRL)

PEDRL is a 16-bit readable/writable register that stores port E data. Bits PE11DR to PE0DR correspond to pins PE11 to PE00, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PEDRL, and the register value is read from PEDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PEDRL is read. Also, if a value is written to PEDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.5 summarizes the PEDRL read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	PE11 DR	PE10 DR	PE9 DR	PE8 DR	PE7 DR	PE6 DR	PE5 DR	PE4 DR	PE3 DR	PE2 DR	PE1 DR	PE0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to	_	All 0	R	Reserved
12				These bits are always read as 0. The write value should always be 0.
11	PE11DR	0	R/W	See table 24.5.
10	PE10DR	0	R/W	-
9	PE9DR	0	R/W	-
8	PE8DR	0	R/W	-
7	PE7DR	0	R/W	-
6	PE6DR	0	R/W	-
5	PE5DR	0	R/W	-
4	PE4DR	0	R/W	-
3	PE3DR	0	R/W	-
2	PE2DR	0	R/W	-
1	PE1DR	0	R/W	-
0	PE0DR	0	R/W	-

Table 24.5 Port E Data Registers L (PEDRL) Read/Write Operations

Bits 11 and 0 of PEDRL

Pin Function	PEIORL	Read	Write
General input	0	Pin state	The value is written to PEDRL but there is no effect on the pin state.
General output	1	Value of PEDRL	The value written is output from the pin.
Other functions	*	Value of PEDRL	The value is written to PEDRL but there is no effect on the pin state.
24.6 Port F

Port F is an I/O port with 12 pins shown in figure 24.6.



Figure 24.6 Port F

24.6.1 Register Descriptions

Port F is an 12-bit I/O port. Port F has the following register. Refer to section 28, List of Registers, for more details on the addresses and states of this register in each operating mode.

Port F Data Register L (PFDRL)



24.6.2 Port F Data Register L (PFDRL)

PFDRL is a 16-bit readable/writable register that stores port F data. Bits PF11DR to PF0DR correspond to pins PF11 to PF00, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PFDRL, and the register value is read from PFDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PFDRL is read. Also, if a value is written to PFDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.6 summarizes the PFDRL read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	PF11 DR	PF10 DR	PF9 DR	PF8 DR	PF7 DR	PF6 DR	PF5 DR	PF4 DR	PF3 DR	PF2 DR	PF1 DR	PF0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to	—	All 0	R	Reserved
12				These bits are always read as 0. The write value should always be 0.
11	PF11DR	0	R/W	See table 24.6.
10	PF10DR	0	R/W	-
9	PF9DR	0	R/W	-
8	PF8DR	0	R/W	-
7	PF7DR	0	R/W	-
6	PF6DR	0	R/W	-
5	PF5DR	0	R/W	-
4	PF4DR	0	R/W	-
3	PF3DR	0	R/W	-
2	PF2DR	0	R/W	-
1	PF1DR	0	R/W	-
0	PF0DR	0	R/W	-

Table 24.6 Port F Data Registers L (PFDRL) Read/Write Operations

Bits 11 and 0 of PFDRL

Pin Function	PFIORL	Read	Write
General input	0	Pin state	The value is written to PFDRL but there is no effect on the pin state.
General output	1	Value of PFDRL	The value written is output from the pin.
Other functions	*	Value of PFDRL	The value is written to PFDRL but there is no effect on the pin state.



24.7 Port G

Port G is an I/O port with 24 pins shown in figure 24.7.

1		
	← →→	PC00 (input/output)/HIFD00 (input/output)
	•	PC01 (input/output)/HIFD01 (input/output)
	د	PC02 (input/output)/HIFD02 (input/output)
	د	PC03 (input/output)/HIFD03 (input/output)
	• •	PC04 (input/output)/HIFD04 (input/output)
	•	PC05 (input/output)/HIFD05 (input/output)
	•	PC06 (input/output)/HIFD06 (input/output)
	•	PC07 (input/output)/HIFD07 (input/output)
	• •	PC08 (input/output)/HIFD08 (input/output)
	ح	PC09 (input/output)/HIFD09 (input/output)
IJ	د	PC10 (input/output)/HIFD10 (input/output)
Por	د	PC11 (input/output)/HIFD11 (input/output)
	ح	PC12(input/output)/HIFD12 (input/output)
		PC13 (input/output)/HIFD13 (input/output)
	ح م	PC14 (input/output)/HIFD14 (input/output)
	•	PC15(input/output)/HIFD15 (input/output)
	ح م	PC16 (input/output)/HIFEBL (input)
	← →	PC17(input/output)/HIFRDY (output)
	•	PC18 (input/output)/HIFDREQ (output)
	•	PC19 (input/output)/HIFINT (output)
		PC20 (input/output)/HIFRD (input)
	ح	PC21 (input/output)/HIFWR (input)
	۰ →	PC22 (input/output)/HIFRS (input)
	•	PC23 (input/output)/HIFCS (input)

Figure 24.7 Port G

24.7.1 Register Descriptions

Port G is a 24-bit I/O port. Port G has the following registers. Refer to section 28, List of Registers, for more details on the addresses and states of these registers in each operating mode.

Port G Data Register H (PGDRH)

Port G Data Register L (PGDRL)

24.7.2 Port G Data Registers H and L (PGDRH and PGDRL)

PGDRH and PGDRL are 16-bit readable/writable registers that store port G data. Bits PG23DR to PG0DR correspond to pins PG23 to PG00, respectively (description of the other functions are omitted).

If a pin is set to the general output function, the pin will output the value written to the corresponding bit in PGDRH or PGDRL, and the register value is read from PGDRH or PGDRL regardless of the state of the pin.

If a pin is set to the general input function, the pin state, not the register value, will be returned if PGDRH or PGDRL is read. Also, if a value is written to PGDRH or PGDRL, although the value will actually be written, it will have no influence on the state of the pin.Table 24.7 summarizes the PGDRH and PGDRL read/write operations.



• PGDRH

Bi	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PG23 DR	PG22 DR	PG21 DR	PG20 DR	PG19 DR	PG18 DR	PG17 DR	PG16 DR
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	/: R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit	Name	Ini	tial Va	alue	R/W	Desc	riptio	on							
15 to 8	_		All	0		R	Rese	rved								
							These alway	e bits /s be	are al 0.	ways	read	as 0. ⁻	The w	rite va	alue sl	nould
7	PG	23DR	0			R/W	See t	able	24.7.							
6	PG	22DR	0			R/W	_									
5	PG	21DR	0			R/W	_									
4	PG	20DR	0			R/W	_									
3	PG	19DR	0			R/W	_									
2	PG	18DR	0			R/W	_									
1	PG	17DR	0			R/W	_									
0	PG	16DR	0			R/W										

• PGDRL

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PG15 DR	PG14 DR	PG13 DR	PG12 DR	PG11 DR	PG10 DR	PG9 DR	PG8 DR	PG7 DR	PG6 DR	PG5 DR	PG4 DR	PG3 DR	PG2 DR	PG1 DR	PG0 DR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PG15DR	0	R/W	See table 24.7.
14	PG14DR	0	R/W	-
13	PG13DR	0	R/W	-
12	PG12DR	0	R/W	-
11	PG11DR	0	R/W	-
10	PG10DR	0	R/W	-
9	PG9DR	0	R/W	-
8	PG8DR	0	R/W	-
7	PG7DR	0	R/W	-
6	PG6DR	0	R/W	-
5	PG5DR	0	R/W	-
4	PG4DR	0	R/W	-
3	PG3DR	0	R/W	-
2	PG2DR	0	R/W	-
1	PG1DR	0	R/W	-
0	PG0DR	0	R/W	-



Table 24.7 Port G Data Registers L (PGDRL) Read/Write Operations

Bits 7 to 0 of PGDRH and bits 15 to 0 of PGDRL

Pin Function	PGIORL	Read	Write
General input	0	Pin state	The value is written to PGDRH or PGDRL but there is no effect on the pin state.
General output	1	Value of PGDRH or PGDRL	The value written is output from the pin.
Other functions	*	Value of PGDRH or PGDRL	The value is written to PGDRH or PGDRL but there is no effect on the pin state.



Section 25 User Break Controller (UBC)

The user break controller (UBC) provides functions that simplify program debugging. These functions make it easy to design an effective self-monitoring debugger, enabling the chip to debug programs without using an in-circuit emulator. Instruction fetch or data read/write (bus master (CPU or DMAC) selection in the case of data read/write), data size, data contents, address value, and stop timing in the case of instruction fetch are break conditions that can be set in the UBC. Since this LSI uses a Harvard architecture, instruction fetch on the CPU bus (C bus) is performed by issuing bus cycles on the instruction fetch bus (F bus), and data access on the C bus is performed by issuing bus cycles on the memory access bus (M bus). The UBC monitors the C bus and internal bus (I bus).

25.1 Features

- The following break comparison conditions can be set. Number of break channels: two channels (channels 0 and 1) User break can be requested as the independent condition on channels 0 and 1.
- Address

Comparison of the 32-bit address is maskable in 1-bit units.

One of the three address buses (F address bus (FAB), M address bus (MAB), and I address bus (IAB)) can be selected.

• Data

Comparison of the 32-bit data is maskable in 1-bit units.

One of the two data buses (M data bus (MDB) and I data bus (IDB)) can be selected.

- Bus master when I bus is selected Selection of CPU cycles, DMAC cycles, A-DMAC (including F-DMAC) cycles, or E-DMAC cycles
- Bus cycle

Instruction fetch (only when C bus is selected) or data access

- Read/write
- Operand size

Byte, word, and longword

2. In an instruction fetch cycle, it can be selected whether the start of user break interrupt exception processing is set before or after an instruction is executed.





Figure 25.1 Block Diagram of UBC

25.2 Register Descriptions

The UBC has the following registers. Five control registers for each channel and one common control register for channel 0 and channel 1 are available. A register for each channel is described as BAR_0 for the BAR register in channel 0.

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Break address register_0	BAR_0	R/W	H'00000000	H'FFFC0400	32
	Break address mask register_0	BAMR_0	R/W	H'00000000	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	R/W	H'0000	H'FFFC04A0	16
	Break data register_0	BDR_0	R/W	H'00000000	H'FFFC0408	32
	Break data mask register_0	BDMR_0	R/W	H'00000000	H'FFFC040C	32
1	Break address register_1	BAR_1	R/W	H'00000000	H'FFFC0410	32
	Break address mask register_1	BAMR_1	R/W	H'00000000	H'FFFC0414	32
	Break bus cycle register_1	BBR_1	R/W	H'0000	H'FFFC04B0	16
	Break data register_1	BDR_1	R/W	H'00000000	H'FFFC0418	32
	Break data mask register_1	BDMR_1	R/W	H'00000000	H'FFFC041C	32
Common	Break control register	BRCR	R/W	H'00000000	H'FFFC04C0	32

Table 25.1 Register Configuration



25.2.1 Break Address Register (BAR)

BAR is a 32-bit readable/writable register. BAR specifies the address used as a break condition in each channel. The control bits CD[1:0] in the break bus cycle register (BBR) select one of the three address buses for a break condition. BAR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24	BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BA31 to BA0	All 0	R/W	Break Address
				Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions.
				When the C bus and instruction fetch cycle are selected by BBR, specify an FAB address in bits BA31 to BA0.
				When the C bus and data access cycle are selected by BBR, specify an MAB address in bits BA31 to BA0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR to 0.

25.2.2 Break Address Mask Register (BAMR)

BAMR is a 32-bit readable/writable register. BAMR specifies bits masked in the break address bits specified by BAR. BAMR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM31	BAM30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24	BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	BAM9	BAM8	BAM7	BAM6	BAM5	BAM4	BAM3	BAM2	BAM1	BAM0
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
			In	itial												
Rit		lama	v	ماييم	D	14/	D									
DIL	DILI	ame	v	aiue	К/	vv	Desc	riptio	n							
31 to 0	BAM	31 to	A		R/	W W	Break	Add	n ress N	Mask						
31 to 0	BAM BAM	31 to	A	aiue 11 0	R/	W	Break Spec by BA	Addi Addi AR (B	ress N s mas A31 to	Mask ked ir o BA0	n the I).	oreak	addre	ess bi	ts spe	cified
31 to 0	BAM BAM	31 to	A		R/	W W	Break Spec by BA 0: Bre col	Addi Addi AR (B) ak ac	ress M s mas A31 to ddress n	Mask ked ir b BA0 s bit E	n the I). SAn is	oreak inclu	addre ded ir	ess bi	ts spe oreak	ecified
31 to 0	BAM BAM	31 to 0	A		R/	W	Break Spec by BA 0: Bre con 1: Bre in 1	Addi ify bits AR (B) eak ac ndition eak ac	ress M s mas A31 to ddress n ddress eak c	Mask ked ir o BA0 s bit E s bit E onditio	n the I). An is An is on	oreak inclu masł	addre ded ir ked ar	ess bir In the b Ind not	ts spe preak : inclu	ecified



25.2.3 Break Data Register (BDR)

BDR is a 32-bit readable/writable register. The control bits CD[1:0]in the break bus cycle register (BBR) select one of the two data buses for a break condition. BDR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

21 to 0	202		<u> </u>		D	<u>\\/</u>	Brook		Bito					-	-	-
Bit	Bit N	lame	ln V	itial alue	R/	w	Desc	riptic	on							
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24	BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

31 to 0	BD31 to BD0 All 0	R/W	Break Data Bits
			Store data which specifies a break condition.
			If the I bus is selected in BBR, specify the break data on IDB in bits BD31 to BD0.
			If the C bus is selected in BBR, specify the break data on MDB is set in bits BD31 to BD0.

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDR as the break data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

25.2.4 Break Data Mask Register (BDMR)

BDMR is a 32-bit readable/writable register. BDMR specifies bits masked in the break data bits specified by BDR. BDMR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24	BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8	BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
			In	itial												
Bit	Bit N	lame	V	alue	R/	W	Desc	riptio	n							
31 to 0	BDM	131 to	Α	II 0	R/	W	Breal	k Data	a Mas	k						
	BDM	10					Spec BDR	ify bits (BD3	s mas 1 to B	ked ir D0).	n the l	oreak	data	bits s	pecifie	ed by
							0: Bre	eak da	ata bit	BDn	is inc	luded	in the	e brea	ık con	dition
						1: Break data bit BDn is masked and not included in the break condition									l in	
							Note:	n = 3	81 to ()						

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDMR as the break mask data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

25.2.5 Break Bus Cycle Register (BBR)

BBR is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupt requests, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions. BBR is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	UBID	DBE		CP[3:0]		CD	[1:0]	ID[1:0]	RW	[1:0]	SZ[1:0]
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Dit Manua	Initial		Description
Bit	Bit Name	value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID	0	R/W	User Break Interrupt Disable
				Disables or enables user break interrupt requests when a break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12	DBE	0	R/W	Data Break Enable
				Selects whether the data bus condition is included in the break conditions.
				0: Data bus condition is not included in break conditions
				1: Data bus condition is included in break conditions
11 to 8	CP[3:0]	00	R/W	I-Bus Bus Master Select
				Select the bus master when the bus cycle of the break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				xxx1: CPU cycle is included in break conditions.
				xx1x: DMAC cycle is included in break conditions.
				x1xx: A-DMAC (including F-DMAC) cycle is included in break conditions.
				1xxx: E-DMAC cycle is included in break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select
				Select the C bus cycle or I bus cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID[1:0]	00	R/W	Instruction Fetch/Data Access Select
				Select the instruction fetch cycle or data access cycle as the bus cycle of the break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				11: Break condition is the instruction fetch cycle or data access cycle
3, 2	RW[1:0]	00	R/W	Read/Write Select
				Select the read cycle or write cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ[1:0]	00	R/W	Operand Size Select
				Select the operand size of the bus cycle for the break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access
[]	17			

[Legend]

x: Don't care

25.2.6 Break Control Register (BRCR)

BRCR sets the following conditions:

1. Specifies whether a start of user break interrupt exception processing by instruction fetch cycle is set before or after instruction execution.

BRCR is a 32-bit readable/writable register that has break condition match flags and bits for setting other break conditions. For the condition match flags of bits 15 to 12, writing 1 is invalid (previous values are retained) and writing 0 is only possible. To clear the flag, write 0 to the flag bit to be cleared and 1 to all other flag bits. BRCR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[_	—	_	—	_	—	—	_	_	_	_	_	—	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ŝ	SCMFC 0	SCMFC 1	SCMFD 0	SCMFD 1	_	—	—	_	_	PCB1	PCB0	—	—	—	—	—
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15	SCMFC0	0	R/W	C Bus Cycle Condition Match Flag 0
				When the C bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 0 does not match
				1: The C bus cycle condition for channel 0 matches

Bit	Bit Name	Initial Value	R/W	Description
14	SCMFC1	0	R/W	C Bus Cycle Condition Match Flag 1
				When the C bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 1 does not match
				1: The C bus cycle condition for channel 1 matches
13	SCMFD0	0	R/W	I Bus Cycle Condition Match Flag 0
				When the I bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 0 does not match
				1: The I bus cycle condition for channel 0 matches
12	SCMFD1	0	R/W	I Bus Cycle Condition Match Flag 1
				When the I bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 1 does not match
				1: The I bus cycle condition for channel 1 matches
11 to 7	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	PCB1	0	R/W	PC Break Select 1
				Selects the break timing of the instruction fetch cycle for channel 1 as before or after instruction execution.
				0: PC break of channel 1 is generated before instruction execution
				1: PC break of channel 1 is generated after instruction execution
5	PCB0	0	R/W	PC Break Select 0
				Selects the break timing of the instruction fetch cycle for channel 0 as before or after instruction execution.
				0: PC break of channel 0 is generated before instruction execution
				1: PC break of channel 0 is generated after instruction execution
4 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3 Operation

25.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception handling is described below:

- 1. The break address is set in a break address register (BAR). The masked address bits are set in a break address mask register (BAMR). The break data is set in the break data register (BDR). The masked data bits are set in the break data mask register (BDMR). The bus break conditions are set in the break bus cycle register (BBR). Three control bit groups of BBR (C bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set to 00. The relevant break control conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBR, and branch after reading from the last written register. The newly written register values become valid from the instruction at the branch destination.
- 2. In the case where the break conditions are satisfied and the user break interrupt request is enabled, the UBC sends a user break interrupt request to the INTC, sets the C bus condition match flag (SCMFC) or I bus condition match flag (SCMFD) for the appropriate channel.
- 3. On receiving a user break interrupt request signal, the INTC determines its priority. Since the user break interrupt has a priority level of 15, it is accepted when the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR) is 14 or lower. If the I3 to I0 bits are set to a priority level of 15, the user break interrupt is not accepted, but the conditions are checked, and condition match flags are set if the conditions match. For details on ascertaining the priority, see section 6, Interrupt Controller (INTC).
- 4. Condition match flags (SCMFC and SCMFD) can be used to check which condition has been satisfied. Clear the condition match flags during the user break interrupt exception processing routine. The interrupt occurs again if this operation is not performed.
- 5. There is a chance that the break set in channel 0 and the break set in channel 1 occur around the same time. In this case, there will be only one user break request to the INTC, but these two break channel match flags may both be set.
- 6. When selecting the I bus as the break condition, note as follows:
 - Several bus masters, including the CPU, DMAC, A-DMAC (including F-DMAC), and E-DMAC, are connected to the I bus. The UBC monitors bus cycles generated by the bus master specified by BBR, and determines the condition match.

- Whether or not an access issued on the C bus by the CPU is issued on the I bus depends on the cache settings. Regarding the I bus operation under cache conditions, see table 4.8 in section 4, Cache.
- When a break condition is specified for the I bus, only the data access cycle is monitored. The instruction fetch cycle (including the cache renewal cycle) is not monitored.
- The DMAC only issues data access cycles for I bus cycles.
- If a break condition is specified for the I bus, even when the condition matches in an I bus cycle resulting from an instruction executed by the CPU, at which instruction the user break interrupt request is to be accepted cannot be clearly defined.

25.3.2 Break on Instruction Fetch Cycle

- When C bus/instruction fetch/read/word or longword is set in the break bus cycle register (BBR), the break condition is the FAB bus instruction fetch cycle. Whether a start of user break interrupt exception processing is set before or after the execution of the instruction can then be selected with the PCB0 or PCB1 bit of the break control register (BRCR) for the appropriate channel. If an instruction fetch cycle is set as a break condition, clear BA0 bit in the break address register (BAR) to 0. A break cannot be generated as long as this bit is set to 1.
- 2. A break for instruction fetch which is set as a break before instruction execution occurs when it is confirmed that the instruction has been fetched and will be executed. This means a break does not occur for instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not to be executed). When this kind of break is set for the delay slot of a delayed branch instruction, the user break interrupt request is not received until the execution of the first instruction at the branch destination.
 - Note: If a branch does not occur at a delayed branch instruction, the subsequent instruction is not recognized as a delay slot.
- 3. When setting a break condition for break after instruction execution, the instruction set with the break condition is executed and then the break is generated prior to execution of the next instruction. As with pre-execution breaks, a break does not occur with overrun fetch instructions. When this kind of break is set for a delayed branch instruction and its delay slot, the user break interrupt request is not received until the first instruction at the branch destination.
- 4. When an instruction fetch cycle is set, the break data register (BDR) is ignored. Therefore, break data cannot be set for the break of the instruction fetch cycle.
- 5. If the I bus is set for a break of an instruction fetch cycle, the setting is invalidated.

25.3.3 Break on Data Access Cycle

- If the C bus is specified as a break condition for data access break, condition comparison is performed for the addresses (and data) accessed by the executed instructions, and a break occurs if the condition is satisfied. If the I bus is specified as a break condition, condition comparison is performed for the addresses (and data) of the data access cycles that are issued by the bus master specified by the bits to select the bus master of the I bus, and a break occurs if the condition is satisfied. For details on the CPU bus cycles issued on the I bus, see 6 in section 25.3.1, Flow of the User Break Operation.
- 2. The relationship between the data access cycle address and the comparison condition for each operand size is listed in table 25.2.

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

Table 25.2 Data Access Cycle Addresses and Operand Size Comparison Conditions

This means that when address H'00001003 is set in the break address register (BAR), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002

Byte access at H'00001003

3. When the data value is included in the break conditions:

When the data value is included in the break conditions, either longword, word, or byte is specified as the operand size in the break bus cycle register (BBR). When data values are included in break conditions, a break is generated when the address conditions and data conditions both match. To specify byte data for this case, set the same data in the four bytes at bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 of the break data register (BDR) and break data mask register (BDMR). To specify word data for this case, set the same data in the two words at bits 31 to 16 and 15 to 0.

- 4. Access by a PREF instruction is handled as read access in longword units without access data. Therefore, if including the value of the data bus when a PREF instruction is specified as a break condition, a break will not occur.
- 5. If the data access cycle is selected, the instruction at which the break will occur cannot be determined.

25.3.4 Value of Saved Program Counter

When a user break interrupt request is received, the address of the instruction from where execution is to be resumed is saved to the stack, and the exception handling state is entered. If the C bus (FAB)/instruction fetch cycle is specified as a break condition, the instruction at which the break should occur can be uniquely determined. If the C bus/data access cycle or I bus/data access cycle is specified as a break condition, the instruction at which the break should occur cannot be uniquely determined.

1. When C bus (FAB)/instruction fetch (before instruction execution) is specified as a break condition:

The address of the instruction that matched the break condition is saved to the stack. The instruction that matched the condition is not executed, and the break occurs before it. However when a delay slot instruction matches the condition, the instruction is executed, and the branch destination address is saved to the stack.

2. When C bus (FAB)/instruction fetch (after instruction execution) is specified as a break condition:

The address of the instruction following the instruction that matched the break condition is saved to the stack. The instruction that matches the condition is executed, and the break occurs before the next instruction is executed. However when a delayed branch instruction or delay slot matches the condition, the instruction is executed, and the branch destination address is saved to the stack.

3. When C bus/data access cycle or I bus/data access cycle is specified as a break condition: The address after executing several instructions of the instruction that matched the break condition is saved to the stack.



25.3.5 Usage Examples

(1) Break Condition Specified for C Bus Instruction Fetch Cycle

(Example 1-1)

• Register specifications

```
BAR_0 = H'00000404, BAMR_0 = H'00000000, BBR_0 = H'0054, BAR_1 = H'00008010,
BAMR_1 = H'00000006, BBR_1 = H'0054, BDR_1 = H'00000000, BDMR_1 = H'00000000,
BRCR = H'00000020
```

<Channel 0>

Address: H'00000404, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

(Example 1-2)

• Register specifications

BAR_0 = H'00027128, BAMR_0 = H'00000000, BBR_0 = H'005A, BAR_1 = H'00031415, BAMR_1 = H'00000000, BBR_1 = H'0054, BDR_1 = H'00000000, BDMR_1 = H'00000000, BRCR = H'00000000

<Channel 0>

Address: H'00027128, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/write/word

<Channel 1>

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not included in the condition)

On channel 0, a user break does not occur since instruction fetch is not a write cycle. On channel 1, a user break does not occur since instruction fetch is performed for an even address.

(Example 1-3)

• Register specifications

```
BAR_0 = H'00008404, BAMR_0 = H'00000FFF, BBR_0 = H'0054, BAR_1 = H'00008010,
BAMR_1 = H'00000006, BBR_1 = H'0054, BDR_1 = H'00000000, BDMR_1 = H'00000000,
BRCR = H'0000020
```

<Channel 0>

Address: H'00008404, Address mask: H'00000FFF

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not included in the condition)

<Channel 1>

Address:	H'00008010,	Address	mask:	H'0000006
----------	-------------	---------	-------	-----------

- Data: H'00000000, Data mask: H'00000000
- Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not included in the condition)

A user break occurs after an instruction with addresses H'00008000 to H'00008FFE is executed or before an instruction with addresses H'00008010 to H'00008016 are executed.

(2) Break Condition Specified for C Bus Data Access Cycle

(Example 2-1)

• Register specifications

BAR_0 = H'00123456, BAMR_0 = H'0000000, BBR_0 = H'0064, BAR_1 = H'000ABCDE, BAMR_1 = H'00000FF, BBR_1 = H'106A, BDR_1 = H'A512A512, BDMR_1 = H'0000000, BRCR = H'0000000 <Channel 0> Address: H'00123456, Address mask: H'0000000 Bus cycle: C bus/data access/read (operand size is not included in the condition) <Channel 1> Address: H'000ABCDE, Address mask: H'000000FF Data: H'000A512, Data mask: H'000000FF Data: H'000A512, Data mask: H'0000000 Bus cycle: C bus/data access/write/word On channel 0, a user break occurs with longword read from address H'00123456, word read from address H'00123456 or byte read from address H'00123456. On channel 1, a user break

from address H'00123456, or byte read from address H'00123456. On channel 1, a user break occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.

(3) Break Condition Specified for I Bus Data Access Cycle

(Example 3-1)

• Register specifications

BAR_0 = H'00314156, BAMR_0 = H'00000000, BBR_0 = H'0094, BAR_1 = H'00055555, BAMR_1 = H'00000000, BBR_1 = H'12A9, BDR_1 = H'78787878, BDMR_1 = H'0F0F0F0F, BRCR = H'00000000

<Channel 0>

Address: H'00314156, Address mask: H'00000000

Bus cycle: I bus/instruction fetch/read (operand size is not included in the condition)

<Channel 1>

Address: H'00055555, Address mask: H'00000000

Data: H'00000078, Data mask: H'0000000F

Bus cycle: I bus/data access/write/byte

On channel 0, the setting of I bus/instruction fetch is ignored.

On channel 1, a user break occurs when the DMAC writes byte data H'7x in address H'00055555 on the I bus (write by the CPU does not generate a user break).

25.4 Usage Notes

- The CPU can read from or write to the UBC registers via the I bus. Accordingly, during the period from executing an instruction to rewrite the UBC register till the new value is actually rewritten, the desired break may not occur. In order to know the timing when the UBC register is changed, read from the last written register. Instructions after then are valid for the newly written register value.
- 2. The UBC cannot monitor access to the C bus and I bus cycles in the same channel.
- 3. When a user break interrupt request and another exception source occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 5.1 in section 5, Exception Handling. If an exception source with higher priority occurs, the user break interrupt request is not received.
- Note the following when a break occurs in a delay slot.
 If a pre-execution break is set at a delay slot instruction, the user break interrupt request is not received immediately before execution of the branch destination.
- 5. User breaks are disabled during UBC module standby mode. Do not read from or write to the UBC registers during UBC module standby mode; the values are not guaranteed.
- 6. Do not set an address within an interrupt exception handling routine whose interrupt priority level is at least 15 (including user break interrupts) as a break address.
- 7. Do not set break after instruction execution for the SLEEP instruction or for the delayed branch instruction where the SLEEP instruction is placed at its delay slot.
- 8. When setting a break for a 32-bit instruction, set the address where the upper 16 bits are placed. If the address of the lower 16 bits is set and a break before instruction execution is set as a break condition, the break is handled as a break after instruction execution.
- 9. Do not set a user break before instruction execution for the instruction following the DIVU or DIVS instruction. If a user break before instruction execution is set for the instruction following the DIVU or DIVS instruction and an exception or interrupt occurs during execution of the DIVU or DIVS instruction, a user break occurs before instruction execution even though execution of the DIVU or DIVS instruction is halted.
- 10. Do not set a user break both before instruction execution and after instruction execution for instruction of the same address. If, for example, a user break before instruction execution on channel 0 and a user break after instruction on channel 1 are set at the instruction of the same address, the condition match flag for the channel 1 is set even though a user break on channel 0 occurs before instruction execution.



Section 26 High-Performance User Debugging Interface (H-UDI)

This LSI incorporates a high-performance user debugging interface (H-UDI) for emulator support.

26.1 Features

The high-performance user debugging interface (H-UDI) has reset and interrupt request functions.

The H-UDI in this LSI is used for emulator connection. Refer to the emulator manual for the method of connecting the emulator.

Figure 26.1 shows a block diagram of the H-UDI.



Figure 26.1 Block Diagram of H-UDI

26.2 Input/Output Pins

Table 26.1 Pin Configuration

Pin Name	Symbol	I/O	Function
H-UDI serial data input/output clock pin	ТСК	Input	Data is serially supplied to the H-UDI from the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
Mode select input pin	TMS	Input	The state of the TAP control circuit is determined by changing this signal in synchronization with TCK. For the protocol, see figure 26.2.
H-UDI reset input pin	TRST	Input	Input is accepted asynchronously with respect to TCK, and when low, the H-UDI is reset. TRST must be low for a constant period when power is turned on regardless of using the H-UDI function. See section 26.4.2, Reset Configuration, for more information.
H-UDI serial data input pin	TDI	Input	Data transfer to the H-UDI is executed by changing this signal in synchronization with TCK.
H-UDI serial data output pin	TDO	Output	Data read from the H-UDI is executed by reading this pin in synchronization with TCK. The initial value of the data output timing is the TCK falling edge. This can be changed to the TCK rising edge by inputting the TDO change timing switch command to SDIR. See section 26.4.3, TDO Output Timing, for more information.
ASE mode select pin	ASEMD*	Input	If a low level is input at the $\overline{\text{ASEMD}}$ pin while the $\overline{\text{RES}}$ pin is asserted, ASE mode is entered; if a high level is input, normal mode is entered. In ASE mode, dedicated emulator function can be used. The input level at the $\overline{\text{ASEMD}}$ pin should be held for at least one cycle after $\overline{\text{RES}}$ negation.

Note: * When the emulator is not in use, fix this pin to the high level.

26.3 Register Descriptions

The H-UDI has the following registers.

Table 26.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Bypass register	SDBPR		—	—	_
Instruction register	SDIR	R	H'EFFD	H'FFFE2000	16

26.3.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to BYPASS mode, SDBPR is connected between H-UDI pins TDI and TDO. The initial value is undefined.



26.3.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register. It is initialized by $\overline{\text{TRST}}$ assertion or in the TAP test-logic-reset state, and can be written to by the H-UDI irrespective of the CPU mode. Operation is not guaranteed if a reserved command is set in this register. The initial value is H'EFFD.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TI[7:0]								-	-	-	-	-	-	-	-
Initial value:	1*	1*	1*	0*	1*	1*	1*	1*	1	1	1	1	1	1	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * The initial value of the TI[7:0] bits is a reserved value. When setting a command, the TI[7:0] bits must be set to another value.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	TI[7:0]	11101111*	R	Test Instruction
				The H-UDI instruction is transferred to SDIR by a serial input from TDI.
				For commands, see table 26.3.
7 to 2	_	All 1	R	Reserved
				These bits are always read as 1.
1	_	0	R	Reserved
				This bit is always read as 0.
0	_	1	R	Reserved
				This bit is always read as 1.

Table 26.3 H-UDI Commands

TI7	TI6	TI5	TI4	TI3	TI2	TI1	TI0	Description
0	1	1	0	—				H-UDI reset negate
0	1	1	1	_	_	_	_	H-UDI reset assert
1	0	0	1	1	1	0	0	TDO change timing switch
1	0	1	1	_	_	_	_	H-UDI interrupt
1	1	1	1	_	_	_	_	BYPASS mode
Other than above							Reserved	

26.4 Operation

26.4.1 TAP Controller

Figure 26.2 shows the internal states of the TAP controller.



Figure 26.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of TCK. The TDI value is sampled at the rising edge of TCK; shifting occurs at the falling edge of TCK. For details on change timing of the TDO value, see section 26.4.3, TDO Output Timing. The TDO is at high impedance, except with shift-DR and shift-IR states. During the change to $\overline{\text{TRST}} = 0$, there is a transition to test-logic-reset asynchronously with TCK.

26.4.2 Reset Configuration

ASEMD*1	RES	TRST	Chip State
Н	L	L	Power-on reset and H-UDI reset
		Н	Power-on reset
	Н	L	H-UDI reset only
		Н	Normal operation
L	L	L	Reset hold* ²
		Н	Power-on reset
	Н	L	H-UDI reset only
		Н	Normal operation

Table 26.4 Reset Configuration

- Notes: 1. Performs normal mode and ASE mode settings $\overline{ASEMD} = H$, normal mode $\overline{ASEMD} = L$, ASE mode
 - 2. In ASE mode, reset hold is entered if the TRST pin is driven low while the RES pin is negated. In this state, the CPU does not start up. When TRST is driven high, H-UDI operation is enabled, but the CPU does not start up. The reset hold state is cancelled by a power-on reset.

26.4.3 TDO Output Timing

The initial value of the TDO change timing is to perform data output from the TDO pin on the TCK falling edge. However, setting a TDO change timing switch command in SDIR via the H-UDI pin and passing the Update-IR state synchronizes the TDO change timing to the TCK rising edge. Hereafter, to synchronize the change timing of TD0 to the falling edge of TCK, the TRST pin must be simultaneously asserted with the power-on reset. In a case of power-on reset by the RES pin, the sync reset is still in operation for a certain period in the LSI even after the RES pin is negated. Thus, if the TRST pin is asserted immediately after the negate of the RES pin, the TDO change timing switch command is cleared, resulting the TDO change timing synchronized with the falling edge of TCK. To prevent this, make sure to put a period of 20 times of tcyc or longer between the signal change timing of the RES and TRST pins.



Figure 26.3 H-UDI Data Transfer Timing



26.4.4 H-UDI Reset

An H-UDI reset is executed by setting an H-UDI reset assert command in SDIR. An H-UDI reset is of the same kind as a power-on reset. An H-UDI reset is released by setting an H-UDI reset negate command. The required time between the H-UDI reset assert command and H-UDI reset negate command is the same as time for keeping the $\overline{\text{RES}}$ pin low to apply a power-on reset.



Figure 26.4 H-UDI Reset

26.4.5 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting a command from the H-UDI in SDIR. An H-UDI interrupt is a general exception/interrupt operation, resulting in fetching the exception service routine start address from the exception handling vector table, jumping to that address, and starting program execution from that address. This interrupt request has a fixed priority level of 15.

H-UDI interrupts are accepted in sleep mode, but not in software standby mode.
26.5 Usage Notes

- 1. An H-UDI command, once set, will not be modified as long as another command is not set again from the H-UDI. If the same command is to be set continuously, the command must be set after a command (BYPASS mode, etc.) that does not affect chip operations is once set.
- 2. In software standby mode and H-UDI module standby state, all of the functions in the H-UDI cannot be used. To retain the TAP status before and after standby mode, keep TCK high before entering standby mode.
- 3. Regardless of whether the H-UDI is used, make sure to keep the TRST pin low at power-on to initialize the H-UDI.
- 4. Make sure to put 20 t_{cvc} or more between the signal change timing of the \overline{RES} and \overline{TRST} pins.
- 5. When starting the TAP controller after the negation of the $\overline{\text{TRST}}$ pin, make sure to allow 200 ns or more after the negation.



Section 27 On-Chip RAM

This LSI has an on-chip RAM module which can be used to store instructions or data.

On-chip RAM operation and write access to the RAM can be enabled or disabled through the RAM enable bits and RAM write enable bits.

27.1 Features

• Pages

The on-chip RAM is divided into four pages (pages 0 to 3).

• Memory map

The on-chip RAM is located in the address spaces shown in table 27.1.

Table 27.1	On-Chip	RAM	Address	Spaces
-------------------	---------	-----	---------	--------

	32 Kbytes
Page	Address
Page 0	H'FFF80000 to H'FFF81FFF
Page 1	H'FFF82000 to H'FFF83FFF
Page 2	H'FFF84000 to H'FFF85FFF
Page 3	H'FFF86000 to H'FFF87FFF

• Ports

Each page has two independent read and write ports and is connected to the internal bus (I bus), CPU instruction fetch bus (F bus), and CPU memory access bus (M bus). (Note that the F bus is connected only to the read ports.)

The F bus and M bus are used for access by the CPU, and the I bus is used for access by the DMAC.

• Priority

When the same page is accessed from different buses simultaneously, the access is processed according to the priority. The priority is I bus > M bus > F bus.



27.2 Usage Notes

27.2.1 Page Conflict

When the same page is accessed from different buses simultaneously, a conflict on the page occurs. Although each access is completed correctly, this kind of conflict degrades the memory access speed. Therefore, it is advisable to provide software measures to prevent such conflicts as far as possible. For example, no conflict will arise if different pages are accessed by each bus.

27.2.2 RAME and RAMWE Bits

Before disabling memory operation or write access through the RAME or RAMWE bit, be sure to read from any address and then write to the same address in each page; otherwise, the last written data in each page may not be actually written to the RAM.

```
// For page 0
 MOV.L #H'FFF80000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 1
 MOV.L #H'FFF82000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 2
 MOV.L #H'FFF84000,R0
 MOV.L @R0,R1
 MOV.L R1, @R0
// For page 3
 MOV.L #H'FFF86000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
```



Section 28 List of Registers

This section gives information on the on-chip I/O registers of this LSI as follows.

1. Register Addresses (by functional module, in order of the manual's section numbers):

- Registers are described by functional module, in order of the manual's section numbers.
- Access to reserved addresses that are not described in this list of register addresses is prohibited.
- When addresses consist of 16 or 32 bits, the addresses of the MSBs are given on the assumption that big-endian mode is selected.

2. Register Bits:

- Bit configurations of the registers are described in the same order as the list of register addresses (by functional module, in order of the manual's section numbers).
- Reserved bits are indicated by "—" in the bit name.
- No entry in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 3. Register States in Each Operating Mode:
- States of the registers are described in the same order as the list of register addresses (by functional module, in order of the manual's section numbers).
- For the initial state of each bit, refer to the description of the register in the corresponding section.
- The register states described are for basic operating modes. If there is a specific reset for an onchip peripheral module, refer to the section on that on-chip peripheral module.

4. Cautions Required when Writing into Registers in On-Chip Peripheral Modules:

Accessing a register in an on-chip peripheral module takes at least two cycles of the peripheral module clock (P ϕ) from the internal bus. When, meanwhile, writing from the CPU to an on-chip peripheral module, the CPU executes subsequent instructions without waiting for the register writing to be completed.

Here is an example involving a state transition to software standby mode for the purpose of reducing power consumption. This transition requires a SLEEP instruction to be executed after the SYBY bit of the STBCR register is set to 1. Before the execution of the SLEEP instruction, actually, it is necessary to read the STBCR register on a dummy basis. In the absence of dummy reading, the CPU executes the SLEEP instruction before the SYBY bit is set to 1, so that the state occurring after the transition will be not software standby mode, but sleep mode. Dummy-reading the STBCR register is thus required to wait until writing into the STBY bit is completed.

RENESAS

If, as in this example, you want to reflect the change from an on-chip peripheral register at the time of execution of a subsequent instruction, you should dummy-read the same register after the register write instruction and then execute the subsequent instruction of the target.

28.1 Register Addresses (by Functional Module, in Order of the Manual's Section Numbers)

Entries under Access Size indicate the numbers of bits.

Note: Access to undefined or reserved addresses is prohibited. Since operation or continued operation is not guaranteed when these registers are accessed, do not attempt such access.

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Cache	Cache control register 1	CCR1	32	H'FFFC1000	32
	Cache control register 2	CCR2	32	H'FFFC1004	32
INTC	Interrupt control register 0	ICR0	16	H'FFFE0800	16/32
	Interrupt control register 1	ICR1	16	H'FFFE0802	16/32
	IRQ interrupt request register	IRQRR	16	H'FFFE0806	16/32
	Bank control register	IBCR	16	H'FFFE080C	16/32
	Bank number register	IBNR	16	H'FFFE080E	16/32
	Interrupt priority register 01	IPR01	16	H'FFFE0818	16/32
	Interrupt priority register 02	IPR02	16	H'FFFE081A	16/32
	Interrupt priority register 06	IPR06	16	H'FFFE0C00	16/32
	Interrupt priority register 07	IPR07	16	H'FFFE0C02	16/32
	Interrupt priority register 08	IPR08	16	H'FFFE0C04	16/32
	Interrupt priority register 09	IPR09	16	H'FFFE0C06	16/32
	Interrupt priority register 10	IPR10	16	H'FFFE0C08	16/32
	Interrupt priority register 11	IPR11	16	H'FFFE0C0A	16/32
	Interrupt priority register 12	IPR12	16	H'FFFE0C0C	16/32
	Interrupt priority register 13	IPR13	16	H'FFFE0C0E	16/32
	Interrupt priority register 14	IPR14	16	H'FFFE0C10	16/32
	Interrupt priority register 15	IPR15	16	H'FFFE0C12	16/32
	Interrupt priority register 16	IPR16	16	H'FFFE0C14	16/32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
BSC	Common control register	CMNCR	32	H'FFFC0000	32
	CS0 space bus control register	CS0BCR	32	H'FFFC0004	32
	CS3 space bus control register	CS3BCR	32	H'FFFC0010	32
	CS4 space bus control register	CS4BCR	32	H'FFFC0014	32
	CS5 space bus control register	CS5BCR	32	H'FFFC0018	32
	CS6 space bus control register	CS6BCR	32	H'FFFC001C	32
	CS0 space wait control register	CS0WCR	32	H'FFFC0028	32
	CS3 space wait control register	CS3WCR	32	H'FFFC0034	32
	CS4 space wait control register	CS4WCR	32	H'FFFC0038	32
	CS5 space wait control register	CS5WCR	32	H'FFFC003C	32
	CS6 space wait control register	CS6WCR	32	H'FFFC0040	32
	SDRAM control register	SDCR	32	H'FFFC004C	32
	Refresh timer control/status register	RTCSR	32	H'FFFC0050	32
	Refresh timer counter	RTCNT	32	H'FFFC0054	32
	Refresh time constant register	RTCOR	32	H'FFFC0058	32
	AC characteristics switching register	ACSWR	32	H'FFFC180C	32
	Internal bus master bus priority register	IBMPR	32	H'FFFC1818	32
	AC characteristics switching key register	ACKEYR	8	H'FFFC1BFC	32
DMAC	DMA source address register_0	SAR_0	32	H'FFFE1000	16/32
	DMA destination address register_0	DAR_0	32	H'FFFE1004	16/32
	DMA transfer count register_0	DMATCR_0	32	H'FFFE1008	16/32
	DMA channel control register_0	CHCR_0	32	H'FFFE100C	8/16/32
	DMA source address register_1	SAR_1	32	H'FFFE1010	16/32
	DMA destination address register_1	DAR_1	32	H'FFFE1014	16/32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA transfer count register_1	DMATCR_1	32	H'FFFE1018	16/32
	DMA channel control register_1	CHCR_1	32	H'FFFE101C	8/16/32
	DMA source address register_2	SAR_2	32	H'FFFE1020	16/32
	DMA destination address register_2	DAR_2	32	H'FFFE1024	16/32
	DMA transfer count register_2	DMATCR_2	32	H'FFFE1028	16/32
	DMA channel control register_2	CHCR_2	32	H'FFFE102C	8/16/32
	DMA source address register_3	SAR_3	32	H'FFFE1030	16/32
	DMA destination address register_3	DAR_3	32	H'FFFE1034	16/32
	DMA transfer count register_3	DMATCR_3	32	H'FFFE1038	16/32
	DMA channel control register_3	CHCR_3	32	H'FFFE103C	8/16/32
	DMA source address register_4	SAR_4	32	H'FFFE1040	16/32
	DMA destination address register_4	DAR_4	32	H'FFFE1044	16/32
	DMA transfer count register_4	DMATCR_4	32	H'FFFE1048	16/32
	DMA channel control register_4	CHCR_4	32	H'FFFE104C	8/16/32
	DMA source address register_5	SAR_5	32	H'FFFE1050	16/32
	DMA destination address register_5	DAR_5	32	H'FFFE1054	16/32
	DMA transfer count register_5	DMATCR_5	32	H'FFFE1058	16/32
	DMA channel control register_5	CHCR_5	32	H'FFFE105C	8/16/32
	DMA source address register_6	SAR_6	32	H'FFFE1060	16/32
	DMA destination address register_6	DAR_6	32	H'FFFE1064	16/32
	DMA transfer count register_6	DMATCR_6	32	H'FFFE1068	16/32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA channel control register_6	CHCR_6	32	H'FFFE106C	8/16/32
	DMA source address register_7	SAR_7	32	H'FFFE1070	16/32
	DMA destination address register_7	DAR_7	32	H'FFFE1074	16/32
	DMA transfer count register_7	DMATCR_7	32	H'FFFE1078	16/32
	DMA channel control register_7	CHCR_7	32	H'FFFE107C	8/16/32
	DMA reload source address register_0	RSAR_0	32	H'FFFE1100	16/32
	DMA reload destination address register_0	RDAR_0	32	H'FFFE1104	16/32
	DMA reload transfer count register_0	RDMATCR_0	32	H'FFFE1108	16/32
	DMA reload source address register_1	RSAR_1	32	H'FFFE1110	16/32
	DMA reload destination address register_1	RDAR_1	32	H'FFFE1114	16/32
	DMA reload transfer count register_1	RDMATCR_1	32	H'FFFE1118	16/32
	DMA reload source address register_2	RSAR_2	32	H'FFFE1120	16/32
	DMA reload destination address register_2	RDAR_2	32	H'FFFE1124	16/32
	DMA reload transfer count register_2	RDMATCR_2	32	H'FFFE1128	16/32
	DMA reload source address register_3	RSAR_3	32	H'FFFE1130	16/32
	DMA reload destination address register_3	RDAR_3	32	H'FFFE1134	16/32
	DMA reload transfer count register_3	RDMATCR_3	32	H'FFFE1138	16/32
	DMA reload source address register_4	RSAR_4	32	H'FFFE1140	16/32
	DMA reload destination address register_4	RDAR_4	32	H'FFFE1144	16/32



Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA reload transfer count register_4	RDMATCR_4	32	H'FFFE1148	16/32
	DMA reload source address register_5	RSAR_5	32	H'FFFE1150	16/32
	DMA reload destination address register_5	RDAR_5	32	H'FFFE1154	16/32
	DMA reload transfer count register_5	RDMATCR_5	32	H'FFFE1158	16/32
	DMA reload source address register_6	RSAR_6	32	H'FFFE1160	16/32
	DMA reload destination address register_6	RDAR_6	32	H'FFFE1164	16/32
	DMA reload transfer count register_6	RDMATCR_6	32	H'FFFE1168	16/32
	DMA reload source address register_7	RSAR_7	32	H'FFFE1170	16/32
	DMA reload destination address register_7	RDAR_7	32	H'FFFE1174	16/32
	DMA reload transfer count register_7	RDMATCR_7	32	H'FFFE1178	16/32
	DMA operation register	DMAOR	16	H'FFFE1200	8/16
	DM extension resource selector 0	DMARS0	16	H'FFFE1300	16
	DM extension resource selector 1	DMARS1	16	H'FFFE1304	16
	DM extension resource selector 2	DMARS2	16	H'FFFE1308	16
	DM extension resource selector 3	DMARS3	16	H'FFFE130C	16
CPG	Frequency control register	FRQCR	16	H'FFFE0010	16
WDT	Watchdog timer control/status register	WTCSR	8	H'FFFE0000	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
WDT	Watchdog timer counter	WTCNT	8	H'FFFE0002	16
	Watchdog reset control/status register	WRCSR	8	H'FFFE0004	16
Power-down mode	Standby control register	STBCR	8	H'FFFE0014	8
	Standby control register 2	STBCR2	8	H'FFFE0018	8
	System control register 1	SYSCR1	8	H'FFFE0402	8
	System control register 2	SYSCR2	8	H'FFFE0404	8
	Standby control register 3	STBCR3	8	H'FFFE0408	8
	Standby control register 4	STBCR4	8	H'FFFE040C	8
	System control register 3	SYSCR3	8	H'FFFE0418	8
EtherC	EtherC mode register	ECMR	32	H'FFFC2160	32
	EtherC status register	ECSR	32	H'FFFC2164	32
	EtherC interrupt enable register	ECSIPR	32	H'FFFC2168	32
	PHY section interface register	PIR	32	H'FFFC216C	32
	MAC higher-order address register	MAHR	32	H'FFFC2170	32
	MAC lower-order address register	MALR	32	H'FFFC2174	32
	Upper receive frame length limit register	RFLR	32	H'FFFC2178	32
	PHY section status register	PSR	32	H'FFFC217C	32
	Transmit retry counter register	TROCR	32	H'FFFC2180	32
	Delay collision detection counter register	CDCR	32	H'FFFC2184	32
	Carrier loss counter register	LCCR	32	H'FFFC2188	32
	Undetected carrier counter register	CNDCR	32	H'FFFC218C	32
	CRC error frame reception counter register	CEFCR	32	H'FFFC2194	32
	Frame reception error counter register	FRECR	32	H'FFFC2198	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
EtherC	Lower than 64 bytes frame reception counter register	TSFRCR	32	H'FFFC219C	32
	Excessive bytes frame reception counter register	TLFRCR	32	H'FFFC21A0	32
	Fractional bits frame reception counter register	RFCR	32	H'FFFC21A4	32
	Multicast address frame reception counter register	MAFCR	32	H'FFFC21A8	32
	IPG setting register	IPGR	32	H'FFFC21B4	32
	Automatic PAUSE frame setting register	APR	32	H'FFFC21B8	32
	Manual PAUSE frame setting register	MPR	32	H'FFFC21BC	32
	Automatic PAUSE frame resend count setting register	TPAUSER	32	H'FFFC21C4	32
E-DMAC	E-DMAC mode register	EDMR	32	H'FFFC2000	32
	E-DMAC send request register	EDTRR	32	H'FFFC2004	32
	E-DMAC receive request register	EDRRR	32	H'FFFC2008	32
	Transmit descriptor list's starting address register	TDLAR	32	H'FFFC200C	32
	Receive descriptor list's starting address register	RDLAR	32	H'FFFC2010	32
	EtherC/E-DMAC status register	EESR	32	H'FFFC2014	32
	EtherC/E-DMAC status interrupt enable register	EESIPR	32	H'FFFC2018	32
	Transmit /receive status copying register	TRSCER	32	H'FFFC201C	32
	Missed frames counter register	RMFCR	32	H'FFFC2020	32
	Transmit FIFO threshold value register	TFTR	32	H'FFFC2024	32
	FIFO capacity register	FDR	32	H'FFFC2028	32
	Receive method control register	RMCR	32	H'FFFC202C	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
E-DMAC	E-DMAC operation control register	EDOCR	32	H'FFFC2030	32
	Flow control start FIFO threshold value register	FCFTR	32	H'FFFC2034	32
	Receive data padding setting register	RPADIR	32	H'FFFC2038	32
	Transmit interrupt setting register	TRIMD	32	H'FFFC203C	32
	Receive buffer write address register	RBWAR	32	H'FFFC2040	32
	Receive descriptor fetch address register	RDFAR	32	H'FFFC2044	32
	Transmit buffer read address register	TBRAR	32	H'FFFC204C	32
	Transmit descriptor fetch address register	TDFAR	32	H'FFFC2050	32
	Checksum mode register	CSMR	32	H'FFFC20E4	32
	Checksum skipped bytes monitor register	CSSBM	32	H'FFFC20E8	32
	Checksum monitor register	CSSMR	32	H'FFFC20EC	32
A-DMAC	Channel 0 processing control register	COC	32	H'FFFC2440	32
	Channel 0 processing mode register	COM	32	H'FFFC2444	32
	Channel 0 processing interrupt request register	COI	32	H'FFFC2448	32
	Channel 0 processing descriptor starting address register	CODSA	32	H'FFFC247C	32
	Channel 0 processing descriptor current address register	CODCA	32	H'FFFC2480	32
	Channel 0 processing descriptor 0 register	C0D0	32	H'FFFC2484	32
	Channel 0 processing descriptor 1 register	C0D1	32	H'FFFC2488	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
A-DMAC	Channel 0 processing descriptor 2 register	C0D2	32	H'FFFC248C	32
	Channel 0 processing descriptor 3 register	C0D3	32	H'FFFC2490	32
	Channel 0 processing descriptor 4 register	C0D4	32	H'FFFC2494	32
	Channel 1 processing control register	C1C	32	H'FFFC24B0	32
	Channel 1 processing mode register	C1M	32	H'FFFC24B4	32
	Channel 1 processing interrupt request register	C1I	32	H'FFFC24B8	32
	Channel 1 processing descriptor starting address register	C1DSA	32	H'FFFC24EC	32
	Channel 1 processing descriptor current address register	C1DCA	32	H'FFFC24F0	32
	Channel 1 processing descriptor 0 register	C1D0	32	H'FFFC24F4	32
	Channel 1 processing descriptor 1 register	C1D1	32	H'FFFC24F8	32
	Channel 1 processing descriptor 2 register	C1D2	32	H'FFFC24FC	32
	Channel 1 processing descriptor 3 register	C1D3	32	H'FFFC2500	32
	Channel 1 processing descriptor 4 register	C1D4	32	H'FFFC2504	32
	FEC DMAC processing control register	FECC	32	H'FFFC2590	32
	FEC DMAC processing interrupt request register	FECI	32	H'FFFC2594	32
	FEC DMAC processing descriptor starting address register	FECDSA	32	H'FFFC2598	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
A-DMAC	FEC DMAC processing descriptor current address register	FECDCA	32	H'FFFC259C	32
	FEC DMAC processing descriptor 0 register	FECD00	32	H'FFFC25A0	32
	FEC DMAC processing descriptor 1 register	FECD01D0A	32	H'FFFC25A4	32
	FEC DMAC processing descriptor 2 register	FECD02S0A	32	H'FFFC25A8	32
	FEC DMAC processing descriptor 3 register	FECD03S1A	32	H'FFFC25AC	32
STIF0	STIF mode select register_0	STMDR_0	32	H'FFFFD000	32
	STIF control register_0	STCTLR_0	32	H'FFFFD004	32
	STIF internal counter control register_0	STCNTCR_0	32	H'FFFFD008	32
	STIF internal counter value setting register_0	STCNTVR_0	32	H'FFFFD00C	32
	STIF status register_0	STSTR_0	32	H'FFFFD010	32
	STIF interrupt enable register_0	STIER_0	32	H'FFFFD014	32
	STIF transfer size register_0	STSIZER_0	32	H'FFFFD018	32
	STIF PWM mode register_0	STPWMMR_ 0	32	H'FFFFD020	32
	STIF PWM control register_0	STPWMCR_ 0	32	H'FFFFD024	32
	STIF PWM register_0	STPWMR_0	32	H'FFFFD028	32
	STIF PCR0 register_0	STPCR0R_0	32	H'FFFFD02C	32
	STIF PCR1 register_0	STPCR1R_0	32	H'FFFFD030	32
	STIF STC0 register_0	STSTC0R_0	32	H'FFFFD034	32
	STIF STC1 register_0	STSTC1R_0	32	H'FFFFD038	32
	STIF lock control register_0	STLKCR_0	32	H'FFFFD03C	32
STIF1	STIF mode select register_1	STMDR_1	32	H'FFFFD800	32
	STIF control register_1	STCTLR_1	32	H'FFFFD804	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size	
STIF1	STIF internal counter control register_1	STCNTCR_1	32	H'FFFFD808	32	
	STIF internal counter value setting register_1	STCNTVR_1	32	H'FFFFD80C	32	
	STIF status register_1	STSTR_1	32	H'FFFFD810	32	
	STIF interrupt enable register_1	STIER_1	32	H'FFFFD814	32	
	STIF transfer size register_1	STSIZER_1	32	H'FFFFD818	32	
	STIF PWM mode register_1	STPWMMR_ 1	32	H'FFFFD820	32	
	STIF PWM control register_1	STPWMCR_ 1	32	H'FFFFD824	32	
	STIF PWM register_1	STPWMR_1	32	H'FFFFD828	32	
	STIF PCR0 register_1	STPCR0R_1	32	H'FFFFD82C	32	
	STIF PCR1 register_1	STPCR1R_1	32	H'FFFFD830	32	
	STIF STC0 register_1	STSTC0R_1	32	H'FFFFD834	32	
	STIF STC1 register_1	STSTC1R_1	32	H'FFFFD838	32	
	STIF lock control register_1	STLKCR_1	32	H'FFFFD83C	32	
SSI	SSI clock selection register_0	SCSR_0	16	H'FFFF0000	16	
	SSI clock selection register_1	SCSR_1	16	H'FFFF0800	16	
	Control register_0	SSICR_0	32	H'FFFFC000	32	
	Status register_0	SSISR_0	32	H'FFFFC004	32	
	Transmit data register_0	SSITDR_0	32	H'FFFFC008	32	
	Receive data register_0	SSIRDR_0	32	H'FFFFC00C	32	
	Control register_1	SSICR_1	32	H'FFFFC800	32	
	Status register_1	SSISR_1	32	H'FFFFC804	32	
	Transmit data register_1	SSITDR_1	32	H'FFFFC808	32	
	Receive data register_1	SSIRDR_1	32	H'FFFFC80C	32	
USB	D0FIFO bus wait setting register	DOFWAIT	16	H'FFFC1C0C	16	
	D1FIFO bus wait setting register	D1FWAIT	16	H'FFFC1C0E	16	

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB	D0FIFO port register	D0FIFO	32	H'FFFC1C14	32
	D1FIFO port register	D1FIFO	32	H'FFFC1C18	32
	System configuration control register	SYSCFG	16	H'FFFFF800	16
	CPU bus wait setting register	BUSWAIT	16	H'FFFFF802	16
	System configuration status register	SYSSTS	16	H'FFFFF804	16
	Device control register	DVSTCTR	16	H'FFFFF808	16
	Test mode register	TESTMODE	16	H'FFFFF80C	16
	D0FIFO bus configuration register	D0FBCFG	16	H'FFFFF810	16
	D1FIFO bus configuration register	D1FBCFG	16	H'FFFFF812	16
	CFIFO port register	CFIFO	16	H'FFFFF814	16
	CFIFO port selection register	CFIFOSEL	16	H'FFFFF820	16
	CFIFO port control register	CFIFOCTR	16	H'FFFFF822	16
	D0CFIFO port selection register	D0FIFOSEL	16	H'FFFFF828	16
	D0FIFO port control register	D0FIFOCTR	16	H'FFFFF82A	16
	D1CFIFO port selection register	D1FIFOSEL	16	H'FFFFF82C	16
	D1FIFO port control register	D1FIFOCTR	16	H'FFFFF82E	16
	Interrupt enable register 0	INTENB0	16	H'FFFFF830	16
	Interrupt enable register 1	INTENB1	16	H'FFFFF832	16
	BRDY interrupt enable register	BRDYENB	16	H'FFFFF836	16
	NRDY interrupt enable register	NRDYENB	16	H'FFFFF838	16
	BEMP interrupt enable register	BEMPENB	16	H'FFFFF83A	16
	SOF output configuration register	SOFCFG	16	H'FFFFF83C	16
	Interrupt status register 0	INTSTS0	16	H'FFFFF840	16
	Interrupt status register 1	INTSTS1	16	H'FFFFF842	16
	BRDY interrupt status register	BRDYSTS	16	H'FFFFF846	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB	NRDY interrupt status register	NRDYSTS	16	H'FFFFF848	16
	BEMP interrupt status register	BEMPSTS	16	H'FFFFF84A	16
	Frame number register	FRMNUM	16	H'FFFFF84C	16
	μ frame number register	UFRMNUM	16	H'FFFFF84E	16
	USB address register	USBADDR	16	H'FFFFF850	16
	USB request type register	USBREQ	16	H'FFFFF854	16
	USB request value register	USBVAL	16	H'FFFFF856	16
	USB request index register	USBINDX	16	H'FFFFF858	16
	USB request length register	USBLENG	16	H'FFFF85A	16
	DCP configuration register	DCPCFG	16	H'FFFFF85C	16
	DCP maximum packet size register	DCPMAXP	16	H'FFFFF85E	16
	DCP control register	DCPCTR	16	H'FFFFF860	16
	Pipe window selection register	PIPESEL	16	H'FFFFF864	16
	Pipe configuration register	PIPECFG	16	H'FFFF868	16
	Pipe buffer register	PIPEBUF	16	H'FFFFF86A	16
	Pipe maximum packet size register	PIPEMAXP	16	H'FFFFF86C	16
	Pipe cycle control register	PIPEPERI	16	H'FFFFF86E	16
	PIPE1 control register	PIPE1CTR	16	H'FFFFF870	16
	PIPE2 control register	PIPE2CTR	16	H'FFFFF872	16
	PIPE3 control register	PIPE3CTR	16	H'FFFFF874	16
	PIPE4 control register	PIPE4CTR	16	H'FFFFF876	16
	PIPE5 control register	PIPE5CTR	16	H'FFFFF878	16
	PIPE6 control register	PIPE6CTR	16	H'FFFFF87A	16
	PIPE7 control register	PIPE7CTR	16	H'FFFFF87C	16
	PIPE8 control register	PIPE8CTR	16	H'FFFFF87E	16
	PIPE9 control register	PIPE9CTR	16	H'FFFFF880	16
	PIPE1 transaction counter enable register	PIPE1TRE	16	H'FFFFF890	16

Module Name	odule ame Register Name		Number of Bits	Address	Access Size	
USB	PIPE1 transaction counter register	PIPE1TRN	16	H'FFFFF892	16	
	PIPE2 transaction counter enable register	PIPE2TRE	16	H'FFFFF894	16	
	PIPE2 transaction counter register	PIPE2TRN	16	H'FFFFF896	16	
	PIPE3 transaction counter enable register	PIPE3TRE	RE 16 H'FFF		16	
	PIPE3 transaction counter register	PIPE3TRN	16	H'FFFFF89A	16	
	PIPE4 transaction counter enable register	PIPE4TRE	16	H'FFFFF89C	16	
	PIPE4 transaction counter register	PIPE4TRN	16	H'FFFFF89E	16	
	PIPE5 transaction counter enable register	PIPE5TRE	16	H'FFFFF8A0	16	
	PIPE5 transaction counter register	PIPE5TRN	16	H'FFFFF8A2	16	
	Device address 0 configuration register	DEVADD0	16	H'FFFFF8D0	16	
	Device address 1 configuration register	DEVADD1	16	H'FFFFF8D2	16	
	Device address 2 configuration register	DEVADD2	16	H'FFFFF8D4	16	
	Device address 3 configuration register	DEVADD3	16	H'FFFFF8D6	16	
	Device address 4 configuration register	DEVADD4	16	H'FFFFF8D8	16	
	Device address 5 configuration register	DEVADD5	16	H'FFFFF8DA	16	
	Device address 6 configuration register	DEVADD6	16	H'FFFFF8DC	16	
	Device address 7 configuration register	DEVADD7	16	H'FFFFF8DE	16	
	Device address 8 configuration register	DEVADD8	16	H'FFFFF8E0	16	



Module Name	Register Name	Number Abbreviation of Bits		Address	Access Size
USB	Device address 9 configuration register	DEVADD9	16	H'FFFFF8E2	16
	Device address A configuration register	DEVADDA	16	H'FFFFF8E4	16
IIC3	I2C bus control register 1_0	ICCR1_0	8	H'FFFEE000	8
	I2C bus control register 2_0	ICCR2_0	8	H'FFFEE001	8
	I2C bus mode register_0	ICMR_0	8	H'FFFEE002	8
	I2C bus interrupt enable register_0	ICIER_0	8	H'FFFEE003	8
	I2C bus status register_0	ICSR_0	8	H'FFFEE004	8
	Slave address register_0	SAR_0	8	H'FFFEE005	8
	I2C bus transmit data register_0	ICDRT_0	8	H'FFFEE006	8
	I2C bus receive data register_0	ICDRR_0	8	H'FFFEE007	8
	NF2CYC register_0	NF2CYC_0	8	H'FFFEE008	8
HIF	HIF index register	HIFIDX	32	H'FFFFE000	32
	HIF general status register	HIFGSR	32	H'FFFFE004	32
	HIF status/control register	HIFSCR	32	H'FFFFE008	32
	HIF memory control register	HIFMCR	32	H'FFFFE00C	32
	HIF internal interrupt control register	HIFIICR	32	H'FFFFE010	32
	HIF external interrupt control register	HIFEICR	32	H'FFFFE014	32
	HIF address register	HIFADR	32	H'FFFFE018	32
	HIF data register	HIFDATA	32	H'FFFFE01C	32
	HIF DREQ trigger register	HIFDTR	32	H'FFFFE020	32
	HIF bank interrupt control register	HIFBICR	32	H'FFFFE024	32
	HIF boot control register	HIFBCR	32	H'FFFFE040	32
CMT	Compare match timer start register	CMSTR	16	H'FFFEC000	16
	Compare match timer control/status register_0	CMCSR_0	16	H'FFFEC002	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CMT	Compare match counter_0	CMCNT_0	16	H'FFFEC004	8/16
	Compare match constant register_0	CMCOR_0	16	H'FFFEC006	8/16
	Compare match timer control/status register_1	CMCSR_1	16	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	16	H'FFFEC00A	8/16
	Compare match constant register_1	CMCOR_1	16	H'FFFEC00C	8/16
SCIF0	Serial mode register_0	SCSMR_0	16	H'FFFE8000	16
	Bit rate register_0	SCBRR_0	8	H'FFFE8004	8
	Serial control register_0	SCSCR_0	16	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	8	H'FFFE800C	8
	Serial status register_0	SCFSR_0	16	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	8	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	16	H'FFFE8018	16
	FIFO data count set register_0	SCFDR_0	16	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	16	H'FFFE8020	16
	Line status register_0	SCLSR_0	16	H'FFFE8024	16
SCIF1	Serial mode register_1	SCSMR_1	16	H'FFFE8800	16
	Bit rate register_1	SCBRR_1	8	H'FFFE8804	8
	Serial control register_1	SCSCR_1	16	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	8	H'FFFE880C	8
	Serial status register_1	SCFSR_1	16	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	8	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	16	H'FFFE8818	16
	FIFO data count set register_1	SCFDR_1	16	H'FFFE881C	16
	Serial port register_1	SCSPTR_1	16	H'FFFE8820	16
	Line status register_1	SCLSR_1	16	H'FFFE8824	16
SCIF2	Serial mode register_2	SCSMR_2	16	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	8	H'FFFE9004	8
	Serial control register_2	SCSCR_2	16	H'FFFE9008	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
SCIF2	Transmit FIFO data register_2	SCFTDR_2	8	H'FFFE900C	8
	Serial status register_2	SCFSR_2	16	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	8	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	16	H'FFFE9018	16
	FIFO data count set register_2	SCFDR_2	16	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	16	H'FFFE9020	16
	Line status register_2	SCLSR_2	16	H'FFFE9024	16
I/O	Port A data register H	PADRH	16	H'FFFE3800	8/16
	Port A IO register H	PAIORH	16	H'FFFE3804	8/16
	Port A control register H2	PACRH2	16	H'FFFE3808	8/16
	Port A control register H1	PACRH1	16	H'FFFE380A	8/16
	Port B data register L	PBDRL	16	H'FFFE3882	8/16
	Port B IO register L	PBIORL	16	H'FFFE3886	8/16
	Port B control register L1	PBCRL1	16	H'FFFE388E	8/16
	Port C data register H	PCDRH	16	H'FFFE3900	8/16
	Port C data register L	PCDRL	16	H'FFFE3902	8/16
	Port C IO register H	PCIORH	16	H'FFFE3904	8/16
	Port C IO register L	PCIORL	16	H'FFFE3906	8/16
	Port C control register H1	PCCRH1	16	H'FFFE390A	8/16
	Port C control register L2	PCCRL2	16	H'FFFE390C	8/16
	Port C control register L1	PCCRL1	16	H'FFFE390E	8/16
	Port D data register L	PDDRL	16	H'FFFE3982	8/16
	Port D IO register L	PDIORL	16	H'FFFE3986	8/16
	Port D control register L1	PDCRL1	16	H'FFFE398E	8/16
	Port E data register L	PEDRL	16	H'FFFE3A02	8/16
	Port E IO register L	PEIORL	16	H'FFFE3A06	8/16
	Port E control register L2	PECRL2	16	H'FFFE3A0C	8/16
	Port E control register L1	PECRL1	16	H'FFFE3A0E	8/16
	Port F data register L	PFDRL	16	H'FFFE3A82	8/16
	Port F IO register L	PFIORL	16	H'FFFE3A86	8/16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
I/O	Port F control register L2	PFCRL2	16	H'FFFE3A8C	8/16
	Port F control register L1	PFCRL1	16	H'FFFE3A8E	8/16
	Port G data register H	PGDRH	16	H'FFFE3B00	8/16
	Port G data register L	PGDRL	16	H'FFFE3B02	8/16
	Port G IO register H	PGIORH	16	H'FFFE3B04	8/16
	Port G IO register L	PGIORL	16	H'FFFE3B06	8/16
	Port G control register H2	PGCRH2	16	H'FFFE3B0A	8/16
	Port G control register L2	PGCRL2	16	H'FFFE3B0C	8/16
	Port G control register L1	PGCRL1	16	H'FFFE3B0E	8/16
UBC	Break address register_0	BAR_0	32	H'FFFC0400	32
	Break address mask register_0	BAMR_0	32	H'FFFC0404	32
	Break data register_0	BDR_0	32	H'FFFC0408	32
	Break data mask register_0	BDMR_0	32	H'FFFC040C	32
	Break address register_1	BAR_1	32	H'FFFC0410	32
	Break address mask register_1	BAMR_1	32	H'FFFC0414	32
	Break data register_1	BDR_1	32	H'FFFC0418	32
	Break data mask register_1	BDMR_1	32	H'FFFC041C	32
	Break bus cycle register_0	BBR_0	16	H'FFFC04A0	16
	Break bus cycle register_1	BBR_1	16	H'FFFC04B0	16
	Break control register	BRCR	32	H'FFFC04C0	32
H-UDI	Instruction register	SDIR	16	H'FFFE2000	16

Section 28 List of Registers

28.2 Register Bits

Register addresses and bit names of the on-chip peripheral modules are described below.

Each line covers eight bits, and 16-bit and 32-bit registers are shown as 2 or 4 lines, respectively.

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
Cache	CCR1								_
		_	_	_	_	_	_	_	_
		_	_	_	_	ICF	_	_	ICE
		_	_	_	_	OCF	_	WT	OCE
	CCR2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	W3LORD	W3LOCK
		_	_	_	_	_	_	W2LORD	W2LOCK
INTC	ICR0	NMIL	_	_	_	_	_	_	NMIE
		_	_	_	_	_	_	_	_
	ICR1	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S
		IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
	IRQRR	_	_	_	_	_	_	_	_
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
	IBCR	E15	E14	E13	E12	E11	E10	E9	E8
		E7	E6	E5	E4	E3	E2	E1	_
	IBNR	BE1	BE0	BOVE	_	_	_	_	_
		_	_	_	_	BN3	BN2	BN1	BN0
	IPR01								
	IPR02								
	IPR06								

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
INTC	IPR07								
	IPR08								
	IPR09								
	IPR10								
	IPR11								
	IPR12								
	IPR13								
	IPR14	_							
	IPR15	_							
	IPR16								
BSC	CMNCR		_	_	_	_	_	_	_
			_	_	_				_
		_	_	_	_	_	_		DMAIW2
		DMAIW1	DMAIW0	DMAIWA	_	_	_	HIZMEM	HIZCNT
	CS0BCR		IWW2	IWW1	IWW0	IWRWD2	IWRWD1	IWRWD0	IWRWS2
		IWRWS1	IWRWS0	IWRRD2	IWRRD1	IWRRD0	IWRRS2	IWRRS1	IWRRS0
		_	TYPE2	TYPE1	TYPE0	ENDIAN	BSZ1	BSZ0	_
			_	_	_	_	_	_	_



Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
BSC	CS3BCR	_	IWW2	IWW1	IWW0	IWRWD2	IWRWD1	IWRWD0	IWRWS2
		IWRWS1	IWRWS0	IWRRD2	IWRRD1	IWRRD0	IWRRS2	IWRRS1	IWRRS0
		_	TYPE2	TYPE1	TYPE0	ENDIAN	BSZ1	BSZ0	_
		_	_	_	_	_	_	_	_
	CS4BCR	_	IWW2	IWW1	IWW0	IWRWD2	IWRWD1	IWRWD0	IWRWS2
		IWRWS1	IWRWS0	IWRRD2	IWRRD1	IWRRD0	IWRRS2	IWRRS1	IWRRS0
		_	TYPE2	TYPE1	TYPE0	ENDIAN	BSZ1	BSZ0	_
							_		
	CS5BCR		IWW2	IWW1	IWW0	IWRWD2	IWRWD1	IWRWD0	IWRWS2
		IWRWS1	IWRWS0	IWRRD2	IWRRD1	IWRRD0	IWRRS2	IWRRS1	IWRRS0
			TYPE2	TYPE1	TYPE0	ENDIAN	BSZ1	BSZ0	_
		_		_	_	_	_	_	
	CS6BCR		IWW2	IWW1	IWW0	IWRWD2	IWRWD1	IWRWD0	IWRWS2
		IWRWS1	IWRWS0	IWRRD2	IWRRD1	IWRRD0	IWRRS2	IWRRS1	IWRRS0
			TYPE2	TYPE1	TYPE0	ENDIAN	BSZ1	BSZ0	
		_	_	_	_	_			_
	CS0WCR	_	_	_	_	_			_
			_	_	BAS	_	_		_
		_	_	_	SW1	SW0	WR3	WR2	WR1
		WR0	WM	_	_	_	_	HW1	HW0
	CS3WCR	_	_	_	_	_	_	_	_
		_	_	_	BAS	_	_		_
		_	_	_	_	_	WR3	WR2	WR1
		WR0	WM	_	_	_	_		_
	CS3WCR		_	_	_	_	_	_	_
	(when SDRAM is	_		_			_		
	connected)	_	WTRP1	WTRP0		WTRCD1	WTRCD0		A3CL1
		A3CL0	_	_	TRWL1	TRWL0	_	WTRC1	WTRC0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
BSC	CS4WCR	_	_	_	_	_	_	_	_
		_	_	_	BAS	_	WW2	WW1	WW0
		_	_	_	SW1	SW0	WR3	WR2	WR1
		WR0	WM	_	_	_	_	HW1	HW0
	CS5BWCR		_	_	_	_	_	_	_
			_	_	BAS		WW2	WW1	WW0
			_	_	SW1	SW0	WR3	WR2	WR1
		WR0	WM	_	_	_	_	HW1	HW0
	CS5BWCR		_	_	_			_	_
	(when PCMCIA is	_	_	SA1	SA0	_	_	_	_
	connected)	_	TED3	TED2	TED1	TED0	PCW3	PCW2	PCW1
		PCW0	WM	_	_	TEH3	TEH2	TEH1	TEH0
	CS6BWCR	_	_	_	_	_	_	_	_
		_	_	_	BAS	_	_	_	_
		_	_	_	SW1	SW0	WR3	WR2	WR1
		WR0	WM	_	_	_	_	HW1	HW0
	CS6BWCR		_	_	_	_	_	_	_
	(when PCMCIA is		_	SA1	SA0			_	_
	connected)	_	TED3	TED2	TED1	TED0	PCW3	PCW2	PCW1
		PCW0	WM	—	_	TEH3	TEH2	TEH1	TEH0
	SDCR	_	_	_	_	_	_	_	_
			_	_	_			—	_
		_	_	DEEP	_	RFSH	RMODE	PDOWN	BACTV
			_	_	A3ROW1	A3ROW0		A3COL1	A3COL0
	RTCSR				_				_
		CMF	CMIE	CKS2	CKS1	CKS0	RRC2	RRC1	RRC0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
BSC	RTCNT	_	_	_		_	_			
		_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	RTCOR	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
		_	_	_	_			_	_	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	ACSWR	_	_	_	_	_	_	_	_	
		_	_	_	_			_	_	
		_	_	_		_	_	_		
	_					ACOSW3	ACOSW2	ACOSW1	ACOSW0	
	IBMPR	_		OP1R1	OP1R0	_	_	OP2R1	OP2R0	
		_	_	OP3R1	OP3R0	_	_	_		
		_	_	_		_	_	_		
	_	—				_	_	—		
	ACKEYR	ACKEY[7:0]								
DMAC	SAR_0									
	DAR_0									
	DMATCR_									
	U									

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
DMAC	CHCR_0	тс	_	RLDSAR	RLDDAR	_	_	_	_
		DO	TL	_	TEMASK	HE	HIE	AM	AL
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	_	DL	DS	ТВ	TS1	TS0	IE	TE	DE
	SAR_1	<u> </u>							
	DAR_1								
	DMATCR_ 1								
	CHCR_1	тс		RLDSAR	RLDDAR				
		DO	TL	—	TEMASK	HE	HIE	AM	AL
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		DL	DS	ТВ	TS1	TS0	IE	TE	DE
	SAR_2								
	DAR_2								

odule ame	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
MAC	DMATCR_ 2								
	CHCR_2	TC	_	RLDSAR	RLDDAR	_		_	
			_	_	TEMASK	HE	HIE	_	—
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		_	_	ТВ	TS1	TS0	IE	TE	DE
	SAR_3								
	DAR_3								
	DMATCR_ 3								
	DMATCR_ 2								
	CHCR_3	тс		RLDSAR	RLDDAR		_		_
		_	_	_	TEMASK	HE	HIE	_	_
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		_	_	ТВ	TS1	TS0	IE	TE	DE
	SAR_4								

DMAC	DAR 4				20/20/12/4	21/13/11/3	20/10/10/2	25/17/9/1	24/16/8/0
	Brat_1								
	DMATCR_								
	4								
	CHCR_4	тс		RLDSAR	RLDDAR				
		_	_	_	TEMASK	HE	HIE		—
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		_	_	ТВ	TS1	TS0	IE	TE	DE
	SAR_5								
	DAR_5								
	DMATCR_ 5								
	5								
	CHCR_5	тс		RLDSAR	RLDDAR				_
					TEMASK	HE	HIE		
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		_	_	ТВ	TS1	TS0	IE	TE	DE

	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
	SAR_6								
	DAR_6								
	DMATCR_ 6								
	CHCR_6	TC		RLDSAR	RLDDAR				
		_	_	_	TEMASK	HE	HIE		_
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
				ТВ	TS1	TS0	IE	TE	DE
	SAR_7								
	DAR_7								
	DMATCR_ 7								

dule									
ne	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
AC	CHCR_7	тс	_	RLDSAR	RLDDAR	_	_	_	—
		_	_	_	TEMASK	HE	HIE		_
		DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
		_	_	ТВ	TS1	TS0	IE	TE	DE
	RSAR_0								
	RDAR_0	_							
	RDMATCR								
	_0								
	RSAR_1								
	RDAR_I								
	LTMATCR								
	_								

lodule Iame	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
MAC	RSAR_2								
	RDAR_2								
	RDMATCR								
	_2								
	ROAR_J								
	RDAR_3								
	DDMATCD								
	_3								
	RSAR_4								

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
DMAC	RDAR_4								
	RDMATCR								
	_4								
	RSAR_5								
	RDAR_5								
	RDMATCR								
	_5								
	RSAR_6								
	RDAR_6								



Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
DMAC	SAR_6									
	DAR_6									
	DMATCR_									
	6									
	SAR_7		_	CMS1	CMS0	_	_	PR1	PR0	
			—	—	_	_	AE	NMIF	DME	
				CH1 MID[5:0]		CH1 RID[1:0]			
				CH0 MID[5:0]			CH0 RID[1:0)]	
	DAR_7			CH3 MID[5:0]			CH3 RID[1:0)]	
				CH2 MID[5:0]			CH2 RID[1:0)]	
				CH5 MID[5:0]			CH5 RID[1:0)]	
				CH4 MID[5:0]			CH4 RID[1:0]	
	DMATCR_ 7			CH7 MID[5:0]			CH7RID[1:0]	
	SAR_6			CH6 MID[5:0]			CH6 RID[1:0)]	
CPG				CKOEN1	CKOEN0			STC1	STC0	
		_	_	_	IFC	_	PFC2	PFC1	PFC0	
Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
----------------	----------	------------	------------	------------	------------	------------	------------	-----------	-----------	
WDT	WTCSR	IOVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	
	WTCNT	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	WRCSR	WOVF	RSTE	RSTS	_	_	_	_	_	
Power-	STBCR	STBY	_	_	_	_	_	_	_	
down mode	STBCR2	MSTP10	MSTP9	MSTP8	MSTP7	_	_	_	_	
mode	SYSCR1	_	_	_	_	RAME3	RAME2	RAME1	RAME0	
	SYSCR2	_	_	_	_	RAMWE3	RAMWE2	RAMWE1	RAMWE0	
	STBCR3	HIZ	MSTP36	MSTP35	MSTP34	MSTP33	MSTP32	MSTP31	MSTP30	
	STBCR4	_	MSTP46	MSTP45	MSTP44	MSTP43	MSTP42	MSTP41	MSTP40	
	SYSCR3	_	_	_	_	_	_	SSI1SRST	SSI0SRST	
EtherC	ECMR	_	_	_	_	_	_	_	_	
		_	_	_	_	ZPF	PFR	RXF	TXF	
		_	_	_	PRCEF	_	_	MPDE	_	
			PE	TE	_	ILB	ELB	DM	PRM	
	ECSR	_	_	_	_	_	_	_	_	
		_	—	—	—	_	—	_	_	
		_	_	_	_	_			_	
		_	_	_	PSRTO	_	LCHNG	MPD	ICD	
	ECSIPR	_	—	—	—	_	—	_	_	
		_	_	_	_	_			_	
		_	_	_	_	_	_	_	_	
		_	_	_	PSRTOIP	_	LCHNGIP	MPDIP	ICDIP	
	PIR	_	_	_	_	_			_	
		_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
		_	_	_	_	MDI	MDO	MMD	MDC	
	MAHR	MA47	MA46	MA45	MA44	MA43	MA42	MA41	MA40	
		MA39	MA38	MA37	MA36	MA35	MA34	MA33	MA32	
		MA31	MA30	MA29	MA28	MA27	MA26	MA25	MA24	
		MA23	MA22	MA21	MA20	MA19	MA18	MA17	MA16	

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
EtherC	MALR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	
		MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8
		MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
	RFLR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	RFL11	RFL10	RFL9	RFL8
		RFL7	RFL6	RFL5	RFL4	RFL3	RFL2	RFL1	RFL0
	PSR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	- - -	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	LMON
	TROCR	TROC31	TROC30	TROC29	TROC28	TROC27	TROC26	TROC25	TROC24
		TROC23	TROC22	TROC21	TROC20	TROC19	TROC18	TROC17	TROC16
		TROC15	TROC14	TROC13	TROC12	TROC11	TROC10	TROC9	TROC8
		TROC7	TROC6	TROC5	TROC4	TROC3	TROC2	TROC1	TROC0
	CDCR	COSDC31	COSDC30	COSDC29	COSDC28	COSDC27	COSDC26	COSDC25	COSDC24
		COSDC23	COSDC22	COSDC21	COSDC20	COSDC19	COSDC18	COSDC17	COSDC16
		COSDC15	COSDC14	COSDC13	COSDC12	COSDC11	COSDC10	COSDC9	COSDC8
		COSDC7	COSDC6	COSDC5	COSDC4	COSDC3	COSDC2	COSDC1	COSDC0
	LCCR	LCC31	LCC30	LCC29	LCC28	LCC27	LCC26	LCC25	LCC24
		LCC23	LCC22	LCC21	LCC20	LCC19	LCC18	LCC17	LCC16
		LCC15	LCC14	LCC13	LCC12	LCC11	LCC10	LCC9	LCC8
		LCC7	LCC6	LCC5	LCC4	LCC3	LCC2	LCC1	LCC0
	CNDCR	CNDC31	CNDC30	CNDC29	CNDC28	CNDC27	CNDC26	CNDC25	CNDC24
		CNDC23	CNDC22	CNDC21	CNDC20	CNDC19	CNDC18	CNDC17	CNDC16
		CNDC15	CNDC14	CNDC13	CNDC12	CNDC11	CNDC10	CNDC9	CNDC8
		CNDC7	CNDC6	CNDC5	CNDC4	CNDC3	CNDC2	CNDC1	CNDC0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
EtherC	CEFCR	CEFC31	CEFC30	CEFC29	CEFC28	CEFC27	CEFC26	CEFC25	CEFC24
		CEFC23	CEFC22	CEFC21	CEFC20	CEFC19	CEFC18	CEFC17	CEFC16
		CEFC15	CEFC14	CEFC13	CEFC12	CEFC11	CEFC10	CEFC9	CEFC8
		CEFC7	CEFC6	CEFC5	CEFC4	CEFC3	CEFC2	CEFC1	CEFC0
	FRECR	FREC31	FREC30	FREC29	FREC28	FREC27	FREC26	FREC25	FREC24
		FREC23	FREC22	FREC21	FREC20	FREC19	FREC18	FREC17	FREC16
		FREC15	FREC14	FREC13	FREC12	FREC11	FREC10	FREC9	FREC8
		FREC7	FREC6	FREC5	FREC4	FREC3	FREC2	FREC1	FREC0
	TSFRCR	TSFC31	TSFC30	TSFC29	TSFC28	TSFC27	TSFC26	TSFC25	TSFC24
		TSFC23	TSFC22	TSFC21	TSFC20	TSFC19	TSFC18	TSFC17	TSFC16
		TSFC15	TSFC14	TSFC13	TSFC12	TSFC11	TSFC10	TSFC9	TSFC8
		TSFC7	TSFC6	TSFC5	TSFC4	TSFC3	TSFC2	TSFC1	TSFC0
	TLFRCR	TLFC31	TLFC30	TLFC29	TLFC28	TLFC27	TLFC26	TLFC25	TLFC24
		TLFC23	TLFC22	TLFC21	TLFC20	TLFC19	TLFC18	TLFC17	TLFC16
		TLFC15	TLFC14	TLFC13	TLFC12	TLFC11	TLFC10	TLFC9	TLFC8
		TLFC7	TLFC6	TLFC5	TLFC4	TLFC3	TLFC2	TLFC1	TLFC0
	RFCR	RFC31	RFC30	RFC29	RFC28	RFC27	RFC26	RFC25	RFC24
		RFC23	RFC22	RFC21	RFC20	RFC19	RFC18	RFC17	RFC16
		RFC15	RFC14	RFC13	RFC12	RFC11	RFC10	RFC9	RFC8
		RFC7	RFC6	RFC5	RFC4	RFC3	RFC2	RFC1	RFC0
	MAFCR	MAFC31	MAFC30	MAFC29	MAFC28	MAFC27	MAFC26	MAFC25	MAFC24
		MAFC23	MAFC22	MAFC21	MAFC20	MAFC19	MAFC18	MAFC17	MAFC16
		MAFC15	MAFC14	MAFC13	MAFC12	MAFC11	MAFC10	MAFC9	MAFC8
		MAFC7	MAFC6	MAFC5	MAFC4	MAFC3	MAFC2	MAFC1	MAFC0
	IPGR		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_					—	—
			_	_	IPG4	IPG3	IPG2	IPG1	IPG0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
EtherC	APR	_	_	_	_	_	_	_	_
			_	_		_	_	_	_
		AP15	AP14	AP13	AP12	AP11	AP10	AP9	AP8
		AP7	AP6	AP5	AP4	AP3	AP2	AP1	AP0
	MPR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		MP15	MP14	MP13	MP12	MP11	MP10	MP9	MP8
		MP7	MP6	MP5	MP4	MP3	MP2	MP1	MP0
	TPAUSER	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		TPAUSE15	TPAUSE14	TPAUSE13	TPAUSE12	TPAUSE11	TPAUSE10	TPAUSE9	TPAUSE8
		TPAUSE7	TPAUSE6	TPAUSE5	TPAUSE4	TPAUSE3	TPAUSE2	TPAUSE1	TPAUSE0
E-DMAC	EDMR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	-	_	DE	DL1	DL0	_	_	_	SWR
	EDTRR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
			_	_	_	_	_	_	TR
	EDRRR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	RR
	TDLAR	TDLA31	TDLA30	TDLA29	TDLA28	TDLA27	TDLA26	TDLA25	TDLA24
		TDLA23	TDLA22	TDLA21	TDLA20	TDLA19	TDLA18	TDLA17	TDLA16
		TDLA15	TDLA14	TDLA13	TDLA12	TDLA11	TDLA10	TDLA9	TDLA8
		TDLA7	TDLA6	TDLA5	TDLA4	TDLA3	TDLA2	TDLA1	TDLA0

Module	Deviator	24/02/45/7	20/22/4 4/2	00/04/40/5	00/00/40/4	07/40/44/0	00404040	05/47/0/4	04/46/0/0
Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
E-DMAC	RDLAR	RDLA31	RDLA30	RDLA29	RDLA28	RDLA27	RDLA26	RDLA25	RDLA24
		RDLA23	RDLA22	RDLA21	RDLA20	RDLA19	RDLA18	RDLA17	RDLA16
		RDLA15	RDLA14	RDLA13	RDLA12	RDLA11	RDLA10	RDLA9	RDLA8
		RDLA7	RDLA6	RDLA5	RDLA4	RDLA3	RDLA2	RDLA1	RDLA0
	EESR	_	TWB	—	_	—	TABT	RABT	RFCOF
		ADE	ECI	тс	TDE	TFUF	FR	RDE	RFOF
		_	_	_	_	CND	DLC	CD	TRO
		RMAF	_	_	RRF	RTLF	RTSF	PRE	CERF
	EESIPR	_	TWBIP		_		TABTIP	RABTIP	RFCOFIP
		ADEIP	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEIP	RFOFIP
	- - - F	_		·	_	CNDIP	DLCIP	CDIP	TROIP
		RMAFIP	_		RRFIP	RTLFIP	RTSFIP	PREIP	CERFIP
	TRSCER	_	_		_			_	_
	TRSCER -	_			_				_
		_	_		_	CNDCE	DLCCE	CDCE	TROCE
		RMAFCE	_		RRFCE	RTLFCE	RTSFCE	PRECE	CERFCE
	RMFCR	_			_				_
		_	_	_	_	_			_
		MFC15	MFC14	MFC13	MFC12	MFC11	MFC10	MFC9	MFC8
		MFC7	MFC6	MFC5	MFC4	MFC3	MFC2	MFC1	MFC0
	TFTR	_			_				_
		_			_				_
		_	_	_	_	_	TFT10	TFT9	TFT8
		TFT7	TFT6	TFT5	TFT4	TFT3	TFT2	TFT1	TFT0
	FDR								
		_	_	_	_	_	_	_	_
							TFD2	TFD1	TFD0
		_	_	_	_	_	RFD2	RFD1	RFD0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
E-DMAC	RMCR	_	_	_		_	_	_	—
		_	_	—	—	—	—	—	—
		_	_	_					_
		_	_	_	_	_	_	_	RNC
	EDOCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	—	_					—
		_	—	_		FEC	AEC	EDH	—
	FCFTR	_	_						—
		_	—				RFF2	RFF1	RFF0
		_	_	_		_	_	_	_
		_	_	_	_	_	RFD2	RFD1	RFD0
	RPADIR	_	_	_	_	_	_	_	_
		_	—	_				PADS1	PADS0
		_							_
		_	—	PADR5	PADR4	PADR3	PADR2	PADR1	PADR0
	TRIMD	_	_	_				_	_
		_							_
		_	—						—
		_	_	_	_	_	_	_	TIS
	RBWAR	RBWA31	RBWA30	RBWA29	RBWA28	RBWA27	RBWA26	RBWA25	RBWA24
		RBWA23	RBWA22	RBWA21	RBWA20	RBWA19	RBWA18	RBWA17	RBWA16
		RBWA15	RBWA14	RBWA13	RBWA12	RBWA11	RBWA10	RBWA9	RBWA8
		RBWA7	RBWA6	RBWA5	RBWA4	RBWA3	RBWA2	RBWA1	RBWA0
	RDFAR	RDFA31	RDFA30	RDFA29	RDFA28	RDFA27	RDFA26	RDFA25	RDFA24
		RDFA23	RDFA22	RDFA21	RDFA20	RDFA19	RDFA18	RDFA17	RDFA16
		RDFA15	RDFA14	RDFA13	RDFA12	RDFA11	RDFA10	RDFA9	RDFA8
		RDFA7	RDFA6	RDFA5	RDFA4	RDFA3	RDFA2	RDFA1	RDFA0

Module	B	04/00/45/7	00/00/4 4/0	00/04/40/5	00/00/40/4	07/40/44/0	00/40/40/0	05/47/0/4	0.4.4.0.10.10
Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
E-DMAC	TBRAR	TBRA31	TBRA30	TBRA29	TBRA28	TBRA27	TBRA26	TBRA25	TBRA24
		TBRA23	TBRA22	TBRA21	TBRA20	TBRA19	TBRA18	TBRA17	TBRA16
		TBRA15	TBRA14	TBRA13	TBRA12	TBRA11	TBRA10	TBRA9	TBRA8
		TBRA7	TBRA6	TBRA5	TBRA4	TBRA3	TBRA2	TBRA1	TBRA0
	TDFAR	TDFA31	TDFA30	TDFA29	TDFA28	TDFA27	TDFA26	TDFA25	TDFA24
		TDFA23	TDFA22	TDFA21	TDFA20	TDFA19	TDFA18	TDFA17	TDFA16
		TDFA15	TDFA14	TDFA13	TDFA12	TDFA11	TDFA10	TDFA9	TDFA8
		TDFA7	TDFA6	TDFA5	TDFA4	TDFA3	TDFA2	TDFA1	TDFA0
	CSMR	CSEBL	CSMD	_	_	_	_	_	_
		_		_	_	_	_	_	
		_	_	—	—	—	—	_	_
		_	_	SB5	SB4	SB3	SB2	SB1	SB0
	CSSBM	_	_	_	_	_	_	_	
		_	_	_	_	_	_		_
		_	_	—	—	—	—	_	_
		_	_	SBM5	SBM4	SBM3	SBM2	SBM1	SBM0
	CSSMR	_	_	_	_	_	_		_
		_							
		CS15	CS14	CS13	CS12	CS11	CS10	CS9	CS8
		CS7	CS6	CS5	CS4	CS3	CS2	CS1	CS0
A-DMAC	COC	_							
		_		_	_	_	_	_	C0C_R
		_		_	C0C_DWF	_	_		C0C_VLD
		_	_	_	C0C_EIE	_	_	_	C0C_E
	COM	_	_	_	_	_	_	_	_
		_		_	_	_	_	_	_
		_	_	_	C0M_LIE	_	_	_	_

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
A-DMAC	COI	_	_	_	_	_	_	_	_
		_							_
		_	_	_	C0I_DI	_	_	_	C0I_LI
		_	_	_	_	_	_	_	C0I_EI
	CODSA				CODS	A[31:24]			
					CODS	A[23:16]			
					C0DS	A[15:8]			
					CODS	SA[7:0]			
	CODCA				C0DC	A[31:24]			
					C0DC	A[23:16]			
					CODC	A[15:8]			
-					CODO	CA[7:0]			
	C0D0		C0CR	DO[3:0]			COCH	DO[3:0]	
			COS	O[3:0]		CODA	C0SA	COCS	SM[1:0]
		_	_	_	_	_	_	_	_
		_	_	_	_	_		C0F[2:0]	
	C0D1				C0D1	[31:24]			
					C0D1	[23:16]			
					C0D	1[15:8]			
					C0D	01[7:0]			
	C0D2				C0D2	[31:24]			
					C0D2	[23:16]			
					COD	2[15:8]			
					C0D	2[7:0]			
	C0D3		_	CODWE	CODIE	_	_	_	_
			_	_	_	_	_	_	_
					C0D;	3[15:8]			
					C0D	3[7:0]			

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
A-DMAC	C0D4				C0D4	[31:24]			
					C0D4	I[23:16]			
					COD	4[15:8]			
					C0D4[7:1]				_
	C1C	—	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	C1C_R
		—			C1C_DWF	—		—	C1C_VLD
		_	_	_	C1C_EIE	_	_	_	C1C_E
	C1M	_	_	_	_	_		_	_
			_			_	_		_
		_	_	_	_	_	_	_	_
		_	_	_	C1M_LIE	_	_	_	_
	C1I		_	_	_	_	_	_	_
		_							—
		_	—	—	C1I_DI	_	—	—	C1I_LI
		—							C1I_EI
	C1DSA				C1DS	A[31:24]			
					C1DS	A[23:16]			
					C1DS	SA[15:8]			
					C1DS	SA[7:0]			
	C1DCA				C1DC	A[31:24]			
					C1DC	A[23:16]			
					C1DC	CA[15:8]			
					C1D0	CA[7:0]			
	C1D0		C1CR	DO[3:0]			C1CH	DO[3:0]	
			C1S	O[3:0]		C1DA	C1SA	C1C	SM[1:0]
			_			_	_		_
			_	_				C1F[2:0]	

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0		
A-DMAC	C1D1				C1D1	[31:24]					
					C1D1	[23:16]					
					C1D1	1[15:8]					
					C1D	1[7:0]					
	C1D2				C1D2	[31:24]					
					C1D2	[23:16]					
					C1D2	2[15:8]					
					C1D	2[7:0]					
	C1D3	_	_	C1DWE	C1DIE	_	_	_	—		
		_	_				_		_		
					C1D3[15:8]						
			C1D3[7:0]								
	C1D4				C1D4	[31:24]					
					C1D4	[23:16]					
					C1D4	4[15:8]					
					C1D	4[7:0]					
	FECC	_	_	_	FECC_R	_	_	_	FECC_DWF		
			_	_	FECC_DWE	_	_	_	FECC_DIE		
		_	_	_	FECC_LIE	_	_	_	FECC_NIE		
		_	_	_	FECC_EIE	_	_	_	FECC_E		
	FECI		_	_	_	_	_	_	_		
		_	_	_	_	_	_	_	_		
		_	_	_	FECI_DI	_	_	_	FECI_LI		
		_	_	_	FECI_NI	_	_	_	FECI_EI		
	FECDSA				FECDS	A[31:24]					
		FECDSA[23:16]									
					FECDS	SA[15:8]					
					FECD	SA[7:0]					

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
A-DMAC	FECDCA				FECDC	A[31:24]			
					FECDC	A[23:16]			
					FECD	CA[15:8]			
					FECD	CA[7:0]			
	FECD00				FECD00	_SZ[15:8]			
					FECD00	D_SZ[7:0]			
			FECD00	DO[3:0]			FECD00	0_SO[3:0]	
			FECD00	0_SN[3:0]		FECD00_ DRE	F	ECD00_F[2:	0]
	FECD01D0 A				FECD01	D0A[31:24]			
					FECD01	D0A[23:16]			
					FECD01	D0A[15:8]			
	FECD02S0 A								
					FECD028	S0A[23:16]			
					FECD02	S0A[15:8]			
					FECD02	2S0A[7:0]			
	FECD03S1 A				FECD03	S1A[31:24]			
					FECD03	S1A[23:16]			
					FECD03	S1A[15:8]			
					FECD03	3S1A[7:0]			
STIF0	STMDR_0	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	LSBSEL	EDGSEL	CLKSEL	CKFRSEL3	CKFRSEL2	CKFRSEL1	CKFRSEL0
		REQACSEL	VLDACTSEL	SYCACTSEL	IOSEL	IFMDSEL3	IFMDSEL2	IFMDSEL1	IFMDSEL0
	STCTLR_0		_	_	_	_	_	_	_
			_	_			_	_	_
						RCVTM2	RCVTM1	RCVTM0	RCV
		TRICK	_	_	_		REQEN	EN	SRST

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
STIF0	STCNTCR	_							_	
	_0	_	_	_	_	—	_	_	_	
		_				_		_	_	
		_	_	_	_	CRD	CSTP	CSET	CRST	
	STCNTVR	VLU31	VLU30	VLU29	VLU28	VLU27	VLU26	VLU25	VLU24	
	_0	VLU23	VLU22	VLU21	VLU20	VLU19	VLU18	VLU17	VLU16	
		VLU15	VLU14	VLU13	VLU12	VLU11	VLU10	VLU9	VLU8	
		VLU7	VLU6	VLU5	VLU4	VLU3	VLU2	VLU1	VLU0	
	STSTR_0	_	_	_	_	_		_	_	
		_				_			_	
		_	_	_	LKZF	LKF	DISF	UNZF	PCRF	
		TENDF	RENDF	RCVF3	RCVF2	RCVF1	UPF	OPF	OVF	
	STIER_0	_	_	_	_	_	_	_	_	
				_	_		_		_	
				_	LKZE	LKE	DISE	UNZE	PCRE	
		TENDE	RENDE	RCVE3	RCVE2	RCVE1	UPE	OPE	OVE	
	STSIZER_				SIZE	[31:24]				
	0				SIZE	[23:16]				
					SIZE	[15:8]				
					SIZ	E[7:0]				
	STPWMM		_	_	PID12	PID11	PID10	PID9	PID8	
	R_0	PID7	PID6	PID5	PID4	PID3	PID2	PID1	PID0	
		PIDEN	PWMUEN	PWMSEL	PWMSEL2		PWMC	CYC[3:0]		
			PWMS	GFT[3:0]			PWM	DIV[3:0]		
	STPWMC	_	_	_	_	_	_	_	_	
	R_0									
								_	STCXP	
		PWMBRS	PWMBWP	PWMRS	PWMWP	STCRS	STCWP	PCRRS	PCRWP	

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
STIF0	STPWMR_	PWMB15	PWMB14	PWMB13	PWMB12	PWMB11	PWMB10	PWMB9	PWMB8
	0	PWMB7	PWMB6	PWMB5	PWMB4	PWMB3	PWMB2	PWMB1	PWMB0
		PWM15	PWM14	PWM13	PWM12	PWM11	PWM10	PWM9	PWM8
		PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
	STPCR0R	_	_	_	_	_	_	_	_
	_0	_	—	_		_	_	—	_
			_	_	_	_	_	PCRB32	PCRB31
		PCRB30	PCRB29	PCRB28	PCRB27	PCRB26	PCRB25	PCRB24	PCRB23
	STPCR1R	PCRB22	PCRB21	PCRB20	PCRB19	PCRB18	PCRB17	PCRB16	PCRB15
	_0	PCRB14	PCRB13	PCRB12	PCRB11	PCRB10	PCRB9	PCRB8	PCRB7
		PCRB6	PCRB5	PCRB4	PCRB3	PCRB2	PCRB1	PCRB0	PCRX8
	STSTCOR	PCRX7	PCRX6	PCRX5	PCRX4	PCRX3	PCRX2	PCRX1	PCRX0
	STSTCOR	_	_	_	_	_	_	_	_
	STSTCOR	—	—	—		—	—	—	—
		_	_	_	_	_	_	STCB32	STCB31
		STCB30	STCB29	STCB28	STCB27	STCB26	STCB25	STCB24	STCB23
	STSTC1R_	STCB22	STCB21	STCB20	STCB19	STCB18	STCB17	STCB16	STCB15
	0	STCB14	STCB13	STCB12	STCB11	STCB10	STCB9	STCB8	STCB7
		STCB6	STCB5	STCB4	STCB3	STCB2	STCB1	STCB0	STCX8
		STCX7	STCX6	STCX5	STCX4	STCX3	STCX2	STCX1	STCX0
	STLKCR_0	_	_	_	_	_	_	LKWP	ULWP
		ULCNT3	ULCNT2	ULCNT1	ULCNT0	LKCNT3	LKCNT2	LKCNT1	LKCNT0
		GAIN3	GAIN2	GAIN1	GAIN0	LKCYC3	LKCYC2	LKCYC1	LKCYC0
		ULREF3	ULREF2	ULREF1	ULREF0	LKREF3	LKREF2	LKREF1	LKREF0
STIF1	STMDR_1					_			
						_			_
			LSBSEL	EDGSEL	CLKSEL	CKFRSEL3	CKFRSEL2	CKFRSEL1	CKFRSEL0
		REQACSEL	VLDACTSEL	SYCACTSEL	IOSEL	IFMDSEL3	IFMDSEL2	IFMDSEL1	IFMDSEL0

odule ame	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
TIF1	STCTLR_1							_	_
					_		_		_
					_	RCVTM2	RCVTM1	RCVTM0	RCV
		TRICK	_	_	_	_	REQEN	EN	SRST
	STCNTCR	_	_	_	_	_	_	_	_
	_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
			_	_	_	CRD	CSTP	CSET	CRST
	STCNTVR	VLU31	VLU30	VLU29	VLU28	VLU27	VLU26	VLU25	VLU24
	_1	VLU23	VLU22	VLU21	VLU20	VLU19	VLU18	VLU17	VLU16
		VLU15	VLU14	VLU13	VLU12	VLU11	VLU10	VLU9	VLU8
		VLU7	VLU6	VLU5	VLU4	VLU3	VLU2	VLU1	VLU0
	STSTR_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	LKZF	LKF	DISF	UNZF	PCRF
		TENDF	RENDF	RCVF3	RCVF2	RCVF1	UPF	OPF	OWF
	STIER_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	LKZE	LKE	DISE	UNZE	PCRE
		TENDE	RENDE	RCVE3	RCVE2	RCVE1	UPE	OPE	OWE
	STSIZER_				SIZE	[31:24]			
	1				SIZE	[23:16]			
					SIZE	[15:8]			
					SIZ	E[7:0]			
	STPWMMR_	_	_	_	PID12	PID11	PID10	PID9	PID8
	1	PID7	PID6	PID5	PID4	PID3	PID2	PID1	PID0
		PIDEN	PWMUEN	PWMSEL	PWMSEL2		PWMC	CYC[3:0]	
			PWMS	GFT[3:0]			PWM	DIV[3:0]	

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
STIF1	STPWMCR_	_	_	_	_	_	_	_	
	1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	STCXP
		PWMBRS	PWMBWP	PWMRS	PWMWP	STCRS	STCWP	PCRRS	PCRWP
	STPWMR_	PWMB15	PWMB14	PWMB13	PWMB12	PWMB11	PWMB10	PWMB9	PWMB8
	1	PWMB7	PWMB6	PWMB5	PWMB4	PWMB3	PWMB2	PWMB1	PWMB0
		PWM15	PWM14	PWM13	PWM12	PWM11	PWM10	PWM9	PWM8
		PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
	STPCR0R	_	_	_	_	_	_	_	_
	_1	_	_	_	_	_	_	_	_
	- - - 	_	_	_	_	_	_	PCRB32	PCRB31
		PCRB30	PCRB29	PCRB28	PCRB27	PCRB26	PCRB25	PCRB24	PCRB23
	STPCR1R	PCRB22	PCRB21	PCRB20	PCRB19	PCRB18	PCRB17	PCRB16	PCRB15
	STPCR1R F _1 F _1 F _ F	PCRB14	PCRB13	PCRB12	PCRB11	PCRB10	PCRB9	PCRB8	PCRB7
		PCRB6	PCRB5	PCRB4	PCRB3	PCRB2	PCRB1	PCRB0	PCRX8
		PCRX7	PCRX6	PCRX5	PCRX4	PCRX3	PCRX2	PCRX1	PCRX0
	STSTC0R_	_	_	_	_		_	_	_
	1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	STCB32	STCB31
		STCB30	STCB29	STCB28	STCB27	STCB26	STCB25	STCB24	STCB23
	STSTC1R_	STCB22	STCB21	STCB20	STCB19	STCB18	STCB17	STCB16	STCB15
	1	STCB14	STCB13	STCB12	STCB11	STCB10	STCB9	STCB8	STCB7
		STCB6	STCB5	STCB4	STCB3	STCB2	STCB1	STCB0	STCX8
		STCX7	STCX6	STCX5	STCX4	STCX3	STCX2	STCX1	STCX0
	STLKCR_1							LKWP	ULWP
		ULCNT3	ULCNT2	ULCNT1	ULCNT0	LKCNT3	LKCNT2	LKCNT1	LKCNT0
		GAIN3	GAIN2	GAIN1	GAIN0	LKCYC3	LKCYC2	LKCYC1	LKCYC0
		ULREF3	ULREF2	ULREF1	ULREF0	LKREF3	LKREF2	LKREF1	LKREF0

Aodule Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
SSI	SCSR_0	_	_	_					
		_	_	_	_	_	SSI0CKS2	SSI0CKS1	SSI0CKS0
	SCSR_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	SSI1CKS2	SSI1CKS1	SSI1CKS0
	SSICR_0	_	_	_	DMEN	UIEN	OIEN	IIEN	DIEN
		CHNL1	CHNL0	DWL2	DWL1	DWL0	SWL2	SWL1	SWL0
		SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
		_	CKDV2	CKDV1	CKDV0	MUEN	_	TRMD	EN
	SSISR_0	_	_	_	DMRQ	UIRQ	OIRQ	IIRQ	DIRQ
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	CHNO1	CHNO0	SWNO	IDST
	SSITDR_0								
	SSIRDR_0								
	SSICR_1				DMEN	UIEN	OIEN	IIEN	DIEN
		CHNL1	CHNL0	DWL2	DWL1	DWL0	SWL2	SWL1	SWL0
		SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
		_	CKDV2	CKDV1	CKDV0	MUEN	_	TRMD	EN
	SSISR_1	_			DMRQ	UIRQ	OIRQ	IIRQ	DIRQ
		_							
		_	_	_			_		
		_	_	_	_	CHNO1	CHNO0	SWNO	IDST

SSI SSITDR_1 SSIRDR_1	Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
USB DOFWAIT	SSI	SSITDR_1								
USB DOFWAIT										
SSIRDR_1 USB D0FWAIT — — — — — — — — — — — — — — — …										
SSIRDR_1										
USB DOFWAIT		SSIRDR_1								
USB DOFWAIT										
USB DOFWAIT										
USB D0FWAIT -										
FWAIT3 FWAIT2 FWAIT1 FWAIT0 D1FWAIT 0 FWAIT3 FWAIT2 FWAIT1 FWAIT0 D0FIFO FIFOPORT[31:24] FIFOPORT[23:16]	USB	D0FWAIT	_	_	_	_	_	_	_	_
D1FWAIT — … </td <td></td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td>FWAIT3</td> <td>FWAIT2</td> <td>FWAIT1</td> <td>FWAIT0</td>			_	_	_		FWAIT3	FWAIT2	FWAIT1	FWAIT0
- - FWAIT3 FWAIT2 FWAIT1 FWAIT0 D0FIFO FIFOPORT[31:24] FIFOPORT[23:16] FURDED TABLE OF T		D1FWAIT	—	_			—			—
D0FIFO FIFOPORT[31:24] FIFOPORT[23:16]			_	_	_		FWAIT3	FWAIT2	FWAIT1	FWAIT0
FIFOPORT[23:16]		D0FIFO				FIFOPO	RT[31:24]			
						FIFOPO	RT[23:16]			
FIFOPORT[15:8]						FIFOPO	DRT[15:8]			
FIFOPORT[7:0]						FIFOP	ORT[7:0]			
D1FIFO FIFOPORT[31:24]		D1FIFO				FIFOPO	RT[31:24]			
FIFOPORT[23:16]						FIFOPO	RT[23:16]			
FIFOPORT[15:8]						FIFOPO	DRT[15:8]			
FIFOPORT[7:0]						FIFOP	ORT[7:0]			
SYSCFG SCKE		SYSCFG		_	_	_	_	SCKE		_
HSE DCFM DRPD DPRPU — — USBE			HSE	DCFM	DRPD	DPRPU	_	_		USBE
BUSWAIT		BUSWAIT		_	_	_	_	_	_	_
BWAIT3 BWAIT2 BWAIT1 BWAIT0			_	_	_	_	BWAIT3	BWAIT2	BWAIT1	BWAIT0
SYSSTS		SYSSTS		_	_	_	_	_	_	_
LNST1 LNST0			_	_	_	_	_	_	LNST1	LNST0
DVSTCTR WKUP		DVSTCTR		_	_	_	_	_		WKUP
RWUPE USBRST RESUME UACT — RHST2 RHST1 RHST0			RWUPE	USBRST	RESUME	UACT		RHST2	RHST1	RHST0
TESTMODE		TESTMODE		_	_					
UTST3 UTST2 UTST1 UTST0				_			UTST3	UTST2	UTST1	UTST0

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
USB	D0FBCFG	_	_	DF	ACC	_	_	_	_
		_	_	_	_	_	_	_	_
	D1FBCFG	_	_	DF	ACC		_	_	_
		_	_	_	_	_	_	_	_
	CFIFO				FIFOPC	DRT[15:8]			
					FIFOP	ORT[7:0]			
	CFIFOSEL	RCNT	REW	_	_	MBW1	MBW0	_	BIGEND
		_	_	ISEL	_	CURPIPE3	CURPIPE2	CURPIPE1	CURPIPE0
	CFIFOCTR	BVAL	BCLR	FRDY	_	DTLN11	DTLN10	DTLN9	DTLN8
		DTLN7	DTLN6	DTLN5	DTLN4	DTLN3	DTLN2	DTLN1	DTLN0
	D0FIFOSEL	RCNT	REW	DCLRM	DREQE	MBW1	MBW0	_	BIGEND
		_	_	_	_	CURPIPE3	CURPIPE2	CURPIPE1	CURPIPE0
	D0FIFOCTR	BVAL	BCLR	FRDY	_	DTLN11	DTLN10	DTLN9	DTLN8
		DTLN7	DTLN6	DTLN5	DTLN4	DTLN3	DTLN2	DTLN1	DTLN0
	D1FIFOSEL	RCNT	REW	DCLRM	DREQE	MBW1	MBW0	_	BIGEND
		_		_	_	CURPIPE3	CURPIPE2	CURPIPE1	CURPIPE0
	D1FIFOCTR	BVAL	BCLR	FRDY		DTLN11	DTLN10	DTLN9	DTLN8
	_	DTLN7	DTLN6	DTLN5	DTLN4	DTLN3	DTLN2	DTLN1	DTLN0
	INTENB0	VBSE	RSME	SOFE	DVSE	CTRE	BEMPE	NRDYE	BRDYE
	_	_	_	_	_	_	_	_	_
	INTENB1	_	BCHGE	_	DTCHE	ATTCHE	_	_	EOFERRE
		_	_	SIGNE	SACKE	_	_	_	_
	BRDYENB	_	_	_	—	—	—	PIPE9 BRDYE	PIPE8 BRDYE
		PIPE7	PIPE6	PIPE5	PIPE4	PIPE3	PIPE2	PIPE1	PIPE0
		BRDYE	BRDYE						
	NRDYENB	_	_	_	_	_	_	PIPE9 NRDYE	PIPE8 NRDYE
		PIPE7	PIPE6	PIPE5	PIPE4	PIPE3	PIPE2	PIPE1	PIPE0
		NRDYE	NRDYE	NRDYE	NRDYE	NRDYE	NKDYE	NKDYE	NRDYE

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0			
USB	BEMPENB							PIPE9 BEMPE	PIPE8 BEMPE			
		PIPE7 BEMPE	PIPE6 BEMPE	PIPE5 BEMPE	PIPE4 BEMPE	PIPE3 BEMPE	PIPE2 BEMPE	PIPE1 BEMPE	PIPE0 BEMPE			
	SOFCFG	_	_	_	_	_	_	_	TRNENSEL			
		_	BRDYM	_	_	_	_	_	_			
	INTSTS0	VBINT	RESM	SOFR	DVST	CTRT	BEMP	NRDY	BRDY			
		VBSTS	DVSQ2	DVSQ1	DVSQ0	VALID	CTSQ2	CTSQ1	CTSQ0			
	INTSTS1		BCHG		DTCH	ATTCH						
		_	EOFERR	SIGN	SACK	_						
	BRDYSTS	_	—	—	—	—	—	PIPE9 BRDY	PIPE8 BRDY			
		PIPE7 BRDY	PIPE6 BRDY	PIPE5 BRDY	PIPE4 BRDY	PIPE3 BRDY	PIPE2 BRDY	PIPE1 BRDY	PIPE0 BRDY			
	NRDYSTS - - -	—	—	—	—	_	—	PIPE9 NRDY	PIPE8 NRDY			
		PIPE7	PIPE6	PIPE5	PIPE4	PIPE3	PIPE2	PIPE1	PIPE0			
		NRDY										
	BEMPSTS	_	—	_	—		—	PIPE9 BEMP	PIPE8 BEMP			
		PIPE7	PIPE6	PIPE5	PIPE4	PIPE3	PIPE2	PIPE1	PIPE0			
		BEMP										
	FRMNUM	OVRN	CRCE	_	_	_		FRNM[10:8]				
					FRN	M[7:0]						
	UFRMNUM		_		_		_	_	_			
								UFRNM[2:0]			
	USBADDR		—	—	—	—	—	—	_			
		_			l	USBADDR[6	0]					
	USBREQ				BREQU	JEST[7:0]						
	BMREQUESTTYPE[7:0]											
	USBVAL	WVALUE[15:8]										
					VV VAL	.0=[7:0]						

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
USB	USBINDX				WIND	EX[15:8]				
					WIND	EX[7:0]				
	USBLENG				WLENG	ATH[15:8]				
					WLENG	GTH[7:0]				
	DCPCFG	—	_	_	_		_	_	_	
		_	_	_	DIR	_	_	_	_	
	DCPMAXP	DEVSEL3	DEVSEL2	DEVSEL1	DEVSEL0	_	_	_	—	
		_	MXPS6	MXPS5	MXPS4	MXPS3	MXPS2	MXPS1	MXPS0	
	DCPCTR	BSTS	SUREQ	CSCLR	CSSTS	SUREQCLR	_	_	SQCLR	
		SQSET	SQMON	PBUSY	PINGE		CCPL	PID1	PID0	
	PIPESEL	_	_	_	_	_	_	_	_	
		—		_	_	PIPESEL3	PIPESEL2	PIPESEL1	PIPESEL0	
-	PIPECFG	TYPE1	TYPE0				BFRE	DBLB	CNTMD	
		SHTNAK	_		DIR	EPNUM3	EPNUM2	EPNUM1	EPNUM0	
	PIPEBUF				BUFSIZE[4:0	0]		_	_	
		BUFNMB[7:0]								
	PIPEMAXP		DEVSEL[3:0		MXPS[10:8]					
					MXP	PS[7:0]				
	PIPEPERI			_	IFIS	_	_	_	_	
		_		_	_	_	IITV2	IITV1	IITV0	
	PIPE1CTR	BSTS	INBUFM	CSCLR	CSSTS	_	ATREPM	ACLRM	SQCLR	
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0	
	PIPE2CTR	BSTS	INBUFM	CSCLR	CSSTS	_	ATREPM	ACLRM	SQCLR	
		SQSET	SQMON	PBUSY	_		_	PID1	PID0	
	PIPE3CTR	BSTS	INBUFM	CSCLR	CSSTS	_	ATREPM	ACLRM	SQCLR	
		SQSET	SQMON	PBUSY	_		_	PID1	PID0	
	PIPE4CTR	BSTS	INBUFM	CSCLR	CSSTS	_	ATREPM	ACLRM	SQCLR	
		SQSET	SQMON	PBUSY	_		_	PID1	PID0	
	PIPE5CTR	BSTS	INBUFM	CSCLR	CSSTS		ATREPM	ACLRM	SQCLR	
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0	

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
USB	PIPE6CTR	BSTS	_	CSCLR	CSSTS	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0
	PIPE7CTR	BSTS	_	CSCLR	CSSTS	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0
	PIPE8CTR	BSTS	_	CSCLR	CSSTS	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0
	PIPE9CTR	BSTS	_	CSCLR	CSSTS	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID1	PID0
	PIPE1TRE	_	_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE1TRN				TRNC	NT[15:8]			
					TRNC	NT[7:0]			
	PIPE2TRE		_	_	_	_		TRENB	TRCLR
 F		_	_	_	_	_	_	_	_
	PIPE2TRN				TRNC	NT[15:8]			
					TRNC	NT[7:0]			
	PIPE3TRE		_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	
	PIPE3TRN				TRNC	NT[15:8]			
					TRNC	NT[7:0]			
	PIPE4TRE		_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE4TRN				TRNC	NT[15:8]			
					TRNC	NT[7:0]			
	PIPE5TRE		_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE5TRN				TRNC	NT[15:8]			
					TRNC	NT[7:0]			
	DEVADD0			UPPH	UB[3:0]		ŀ	UBPORT[2:	0]
		USBSI	PD[1:0]	_	_	_	_	_	<u> </u>

Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
USB	DEVADD1	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD2	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD3	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBSPD[1:	0]	_	_	_	_	_	_
	DEVADD4	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD5	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD6	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD7	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD8	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADD9	_		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]	_	_	_	_	_	_
	DEVADDA	—		UPPH	UB[3:0]			HUBPORT[2:	0]
		USBS	PD[1:0]			_		_	_
IIC3	ICCR1_0	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
	ICCR2_0	BBSY	SCP	SDAO	SDAOP	SCLO		IIRST	_
	ICMR_0	MLS				BCWP	BC2	BC1	BC0
	ICIER_0	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR_0	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
	ICDRT_0								
	ICDRR_0								
	NF2CYC_0	_			_	_	_	PRS	NF2CYC

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
HIF	HIFIDX	_	_	_	_	_	_	_	_
						_	_	_	
		_	_	_	_	_	_	_	_
		REG5	REG4	REG3	REG2	REG1	REG0	BYTE1	BYTE0
	HIFGSR	_		_		_	_	_	_
		_	_	_	_	_	_	_	_
		STATUS15	STATUS14	STATUS13	STATUS12	STATUS11	STATUS10	STATUS9	STATUS8
		STATUS7	STATUS6	STATUS5	STATUS4	STATUS3	STATUS2	STATUS1	STATUS0
	HIFSCR								
		_	_	_	_	_	_	_	_
	-	_	_	_	_	DMD	DPOL	BMD	BSEL
		_	_	MD1	_	_	WBSWP	EDN	во
	HIFMCR	_		_		_	_	_	
		_		_		_	_	_	
		_		_		_	_	_	_
		LOCK		WT		RD	_	_	AI/AD
	HIFIICR	_	_	_	_				. <u> </u>
		_		_		_			
		_	_	_	_				. <u> </u>
		IIC6	IIC5	IIC4	IIC3	IIC2	IIC1	IIC0	IIR
	HIFEICR	_		_		_			
		_	_	_	_				. <u> </u>
		_		_					
		EIC6	EIC5	EIC4	EIC3	EIC2	EIC1	EIC0	EIR
	HIFADR	_	_	_	_				. <u> </u>
								A9	A8
		A7	A6	A5	A4	A3	A2	_	_

Module									
Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
HIF	HIFDATA	D31	D30	D29	D28	D27	D26	D25	D24
		D23	D22	D21	D20	D19	D18	D17	D16
		D15	D14	D13	D12	D11	D10	D9	D8
		D7	D6	D5	D4	D3	D2	D1	D0
	HIFDTR	—	_	_	_	_	_		_
		—	_	_	_	_	_		_
		_	_	_	_	_	_	_	_
		_	_	_				_	DTRG
	HIFBICR	_	_	_	_	_	_		_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		—	_	_	_	_	_	BIE	BIF
	HIFBCR - - -	—	_	_	_	_	_		_
		_	_	_				_	_
		_	_	_	_	_	_	_	_
		—	_	_	_	_	_		AC
CMT	CMSTR	_	_	_				_	_
		—	_	_	_	_	_	STR1	STR0
	CMCSR_0	_	_	_	_	_	_	_	_
		CMF	CMIE	_				CKS1	CKS0
	CMCNT_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	CMCOR_0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	CMCSR_1		_	_	_	_	_	_	_
		CMF	CMIE	_	_	_	_	CKS1	CKS0
	CMCNT_1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	CMCOR_1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
SCIF0	SCSMR_0	_	_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS1	CKS0
	SCBRR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCSCR_0	—	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE1	CKE0
	SCFTDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCFSR_0	PER3	PER2	PER1	PER0	FER3	FER2	FER1	FER0
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCFCR_0	_	_	_	_	_	RSTRG2	RSTRG1	RSTRG0
		RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOP
	SCFDR_0	_	_	_	T4	Т3	T2	T1	то
		_	_	_	R4	R3	R2	R1	R0
	SCSPTR_	_	_	_	_	_	_	_	_
	0	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_0		_	_	_	_	_	_	
		_	_	_	_	_	_	_	ORER
SCIF1	SCSMR_1		_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS1	CKS0
	SCBRR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCSCR_1		_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE1	CKE0
	SCFTDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCFSR_1	PER3	PER2	PER1	PER0	FER3	FER2	FER1	FER0
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SCFCR_1	_	_	_	_	_	RSTRG2	RSTRG1	RSTRG0
		RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOP
	SCFDR_1	_		_	T4	Т3	T2	T1	Т0
		_	_	_	R4	R3	R2	R1	R0

SCIPTI C - - - - - - - - 1 RTSIO RTSDT CTSIO CTSIO SCKIO SCKIO SPB2IO SPB2IO SCLSR_1 - - - - - - - - SCIPT - - - - - - - - - SCIPT -	Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
1 RTSIO RTSDT CTSIO CTSID SCKIO SPB2IO SPB2IO SCLSR_1 <	SCIF1	SCSPTR_	_	_	_	_	_	_	_	_
SCLSR_1 SCIF2 SCSMR_2 ORER SCIF2 SCSMR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCGR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCGR_2		1	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
		SCLSR_1	_	_	_	_	_	_	_	_
SCIF2 SCSMR_2 - <th< td=""><td></td><td></td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>ORER</td></th<>			_	_	_	_	_	_	_	ORER
C/Ā CHR PE O/Ē STOP CKS1 CKS0 SCBR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCSCR_2 CKE1 CKE0 SCSCR_2 P. RIE RE RE CKE1 CKE0 SCFTDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFTDR_2 PER3 PER2 PER1 PER0 FER3 FER2 FER1 FER0 SCFRDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFRDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFRDR_2 PER3 RER0 TTRG1 TTRG1 TTRG1 TTRG1 RTRG3 RTRG3 RTRG3 RTRG3 RTRG3 RTRG3 RTRG3 <td>SCIF2</td> <td>SCSMR_2</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>	SCIF2	SCSMR_2	_	_	_	_	_	_	_	_
SCBR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCSC,2 - <td></td> <td></td> <td>C/Ā</td> <td>CHR</td> <td>PE</td> <td>O/Ē</td> <td>STOP</td> <td>_</td> <td>CKS1</td> <td>CKS0</td>			C/Ā	CHR	PE	O/Ē	STOP	_	CKS1	CKS0
SCSCR_2 TIE RIE TE RE REIE CKE1 CKE0 SCFTDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFTDR_2 PER3 PER2 PER1 PER0 FER3 FER2 FER1 FER0 SCFTDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFTDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFTDR_2 FIR3 RTRG1 TTRG1 TTRG MCE TFRST RFRST LOOP SCFOR_2 - RTG3 R2 R1 R0 SCFOR_2 - - RTG3 R2 R1 R0 SCSPTR_2 - - - RSTO CTSOD CTS		SCBRR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TIERIETEREREIECKE1CKE0SCFTDR.2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFSR.2PER3PER3PER2PER1PER0FER3FER2FER1FER0SCFRDR.2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFRDR.2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFRDR.2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFRDR.2CRSTRG2RSTRG1RSTRG0SCFRDR.2MTRG1RTRG0TTRG1TTRG0MCETFRSTRFRSTLOOPSCFRR.2RSTRG2RSTRG1RSTRG0SCFRR.2R4R3R2R1R0SCSPTR.22RTSOIRTSDTCTSI0CTSDTSCKI0SCKDTSPB20SPB2DTSCLSR.22RTSOIRTSDTCTSI0CTSDTSCKI0SCKDTSPB20SPB2DTSCLSR.222		SCSCR_2		_	_	_	_		_	_
SCFTDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFSR_2 PER3 PER3 PER2 PER1 PER0 FER3 FER2 FER1 FER0 SCFOR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFOR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFOR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFOR_2 Intermation of the temp TEG0 TEG1 TEG0 MCE TFRST RFGST LOOP ATRG1 RTRG0 TTRG1 TTRG0 MCE TFRST RFST LOOP SCSPTR - - - T T T T T T T T T T T T T T T T T T T			TIE	RIE	TE	RE	REIE	_	CKE1	CKE0
SCFSR_2 PER3 PER2 PER1 PER0 FER3 FER2 FER1 FER0 SCFRDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFRDR_2 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SCFRDR_2 RSTRG2 RSTRG1 RSTRG0 RTRG1 RTRG0 TTRG1 TTRG0 MCE TFRST RFRST LOOP SCFDR_2 R4 R3 R2 R1 R0 SCSPTR_2 <t< td=""><td></td><td>SCFTDR_2</td><td>Bit 7</td><td>Bit 6</td><td>Bit 5</td><td>Bit 4</td><td>Bit 3</td><td>Bit 2</td><td>Bit 1</td><td>Bit 0</td></t<>		SCFTDR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ERTENDTDFEBRKFERPERRDFDRSCFRDR_2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFCR_2RSTRG2RSTRG1RSTRG0RTRG1RTRG0TTRG1TTRG0MCETFRSTRFRSTLOOPSCFDR_2T4T3T2T1T0RTRG1RTRG0TTRG1TRG0MCETFRSTRFRSTLOOPSCFDR_2T4T3T2T1T022RTS00RTSDTCTS10CTSDTSCK10SCKDTSPB210SPB217SCLSR_22RTS10RTSDTCTS10CTSDTSCK10SCKDTSPB210SPB210SPB217SCLSR_22RTS10RA2DRPA21DRPA21DRPA21DRPA24DR3PA23DRPA22DRPA21DRPA20DRPA19DRPA19DRPA19DRPA19DRPA23DRPA23DRPA23DRPA23DRPA23DRPA23DRPA23DRPA24DR0		SCFSR_2	PER3	PER2	PER1	PER0	FER3	FER2	FER1	FER0
SCFRDR_2Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0SCFCR_2RSTRG2RSTRG1RSTRG0RTRG1RTRG0TTRG1TTRG0MCETFRSTRFRSTLOOPSCFDR_2T4T3T2T1T0R4R3R2R1R0SCSPTR_222RTSI0RTSDTCTSI0CTSDTSCKI0SCKDTSPB2I0SPB2I72SCLSR_22RTSI0RTSDTCTSI0CTSDTSCKI0SCKDTSPB2I0SPB2I72SCLSR_22223R12R12R12R12R12R12R12R12R124R13R15R15R12R12R12R12R12R12R1210R15R15R12R12R12R12R12R12R12R1210R13R12			ER	TEND	TDFE	BRK	FER	PER	RDF	DR
SCFCR_2 RTRG1RSTRG2RSTRG1RSTRG0RTRG1RTRG0TTRG1TTRG0MCETFRSTRFRSTLOOPSCFDR_2 2T4T3T2T1T0R4R3R2R1R0SCSPTR_2 2RTSIORTSDTCTSIOCTSDTSCKIOSCKDTSPB2IOSCLSR_2 		SCFRDR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RTRG1 RTRG0 TTRG1 TTRG0 MCE TFRST RFRST LOOP SCFDR_2 T4 T3 T2 T1 T0 R4 R3 R2 R1 R0 SCSPTR_2 2 RTSIO RTSDT CTSIO CTSDT SCKIO SCKDT SPB2IO SPB2IO 2		SCFCR_2		_	_	_	_	RSTRG2	RSTRG1	RSTRG0
SCFDR_2 P CT4T3T2T1T0R4R3R2R1R0SCSPTR 22RTSIORTSDTCTSIOCTSDTSCKIOSCKDTSPB2IOSPB2ITSCLSR_278999PADRH9PADRH9PADRH9PADRH9PADRHPA23DRPA21DRPA20DRPA19DRPA17DRPA24DR9PACRH29PACRH29PACRH29PACRH1PA19MDPA19MD9PA			RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOP
$ \begin{array}{ c c c c c c } \hline$		SCFDR_2	_	_	_	T4	Т3	T2	T1	Т0
$ \frac{\text{SCSPTR}}{2} \frac{-}{\text{RTSIO}} \frac{-}{\text{RTSIO}} \frac{-}{\text{CTSIO}} \frac{-}{\text{CTSIO}} \frac{-}{\text{SCKIO}} \frac{-}{\text{SCKIO}} \frac{-}{\text{SPB2IO}} \frac{-}{\text{SPB2IO}} \\ \frac{1}{\text{SCLSR}} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \frac{-}{2} \\ \frac{1}{2} \frac{-}{2} $			_	_	_	R4	R3	R2	R1	R0
2 RTSIO RTSDT CTSIO CTSDT SCKIO SCKDT SPB2IO SPB2DT SCLSR_2		SCSPTR_	_	_	_	_	_		_	_
SCLSR_2 I/O PADRH ORER I/O PADRH PA25DR PA24DR PADRH PA25DR PA24DR PA10RH PA25DR PA24DR PA10RH PA10RH		2	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		SCLSR_2	_	_	_	_	_	_	_	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			_	_	_	_	_	_	_	ORER
PA23DR PA22DR PA21DR PA20DR PA19DR PA18DR PA17DR — PAIORH — — — — — PA23IOR PA24IOR PA10RH — — — — — PA25IOR PA24IOR PA23IOR PA22IOR PA21IOR PA20IOR PA19IOR PA18IOR PA17IOR — PACRH2 — — — — — — — — — PACRH2 — — — — — — — — — — — — — …<	I/O	PADRH	_	_	_	_	_	_	PA25DR	PA24DR
PAIORH PA25IOR PA24IOR PA23IOR PA22IOR PA21IOR PA20IOR PA19IOR PA18IOR PA17IOR PACRH2 PACRH2 PACRH2 PACRH2 PACRH2 PACRH2 PA23MD0 PA22MD0 PA21MD0 PA20MD0 PACRH1 PA19MD0 PA18MD0 PA17MD0 PBDRL PB7DR PB6DR			PA23DR	PA22DR	PA21DR	PA20DR	PA19DR	PA18DR	PA17DR	_
PA23IOR PA22IOR PA21IOR PA20IOR PA19IOR PA18IOR PA17IOR — PACRH2 — …		PAIORH		_	_	_	_	_	PA25IOR	PA24IOR
PACRH2 PA24MD0 PACRH1 PA23MD0 PA22MD0 PA21MD0 PA20MD0 PACRH1 PA19MD0 PA21MD0 PA20MD0 PBDRL PA19MD0 PA18MD0 PA17MD0 PBDRL PBDRL PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR PB1DR PB0DR			PA23IOR	PA22IOR	PA21IOR	PA20IOR	PA19IOR	PA18IOR	PA17IOR	—
PA25MD0 PA24MD0 PACRH1 PA23MD0 PA22MD0 PA21MD0 PA20MD0 PA19MD0 PA18MD0 PA17MD0 PBDRL PBDRL PB7DR PB6DR PB5DR PB5DR PB3DR PB2DR PB1DR PB0DR		PACRH2	_	_	_	_	_	_	_	_
PACRH1 — PA23MD0 — PA22MD0 — PA21MD0 — PA20MD0 — PA19MD0 — PA18MD0 — PA17MD0 — — PBDRL — — — — — — — — — PBDRL — — — — — — — — — PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR PB1DR PB0DR								PA25MD0	_	PA24MD0
PA19MD0 PA18MD0 PA17MD0 PBDRL PBDRL PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR PB1DR PB0DR		PACRH1		PA23MD0	_	PA22MD0	_	PA21MD0	_	PA20MD0
PBDRL — — — — — — — — — — — — — — — — — — —				PA19MD0		PA18MD0		PA17MD0		
PB7DR PB6DR PB5DR PB4DR PB3DR PB2DR PB1DR PB0DR		PBDRL				_	_			_
			PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR

NOPBIORI PBIORI PDICARPBIORI PDICARPBIORPBBIORPBBIORPBBIORPBBIORPBBIORPBBIORPBBIORPBCRL1 PBIDPB7MD0PBBMD0PBBMD0PBBMD0PBBMD0PBBMD0PBMD0PBMD0PCDRH PCDRHPCDR PCDRHPCDR PCDRPC15DRPC14DRPC13DRPC12DRPC14DRPC10DRPC3DRPC10RPC3DRPC3DRPC10RPC3DRPC3DRPC10RPC3DRPC3DRPC3DRPC10RPC3DRPC10RPC3DRPC10RPC10RPC3DRPC10RPC3DRPC10RPC3DRPC10R </th <th>Module Name</th> <th>Register</th> <th>31/23/15/7</th> <th>30/22/14/6</th> <th>29/21/13/5</th> <th>28/20/12/4</th> <th>27/19/11/3</th> <th>26/18/10/2</th> <th>25/17/9/1</th> <th>24/16/8/0</th>	Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
PB37OR PB60OR PB30OR PB30OR PB30OR PB30OR PB00R PBCRL1 PB3MD0 PB6MD0 PB5MD1 PB3MD0 PB4MD1 PB4MD1 PB4MD1 PB3MD1 PB3MD0 PB3MD0 PB2MD1 PB2MD0 PB1MD1 PB1MD0 PB0MD1 PB0MD1 PCDRH	I/O	PBIORL	_	_	_	_	_	_	_	_
PBCRL1PB7MD0PB6MD0PB5MD1PB5MD0PB4MD0PB4MD0PB3MD1PB3MD0PB3MD0PB2MD1PB2MD1PB1MD1PB1MD0PB0MD1PB0MD1PCDR4PC10RPC15DRPC14DRPC13DRPC11DRPC10RPC10RPC3DRPC10R4PC17D7PC6DRPC5DRPC4DRPC3DRPC11DRPC10RPC10RPC00RPC10R4PC10R4PC10RPC10RPC10RPC10RPC10RPC10RPC10RPC10RPC10R4PC10RPC10RPC10RPC10RPC10RPC10RPC10RPC10RPC70R4PC10R0PC10R0PC10RPC10RPC10RPC10RPC10RPC10RPC10R4PC10RPC10R0PC10R0PC10R0PC10R0PC10R0PC10R0PC10R0PC70R4PC11M0PC13M0PC10R1PC10R0PC10R0PC10R0PC10R0PC10R0PCCRL1PC13M0PC11M0 <td< td=""><td></td><td></td><td>PB7IOR</td><td>PB6IOR</td><td>PB5IOR</td><td>PB4IOR</td><td>PB3IOR</td><td>PB2IOR</td><td>PB1IOR</td><td>PB0IOR</td></td<>			PB7IOR	PB6IOR	PB5IOR	PB4IOR	PB3IOR	PB2IOR	PB1IOR	PB0IOR
PB3MD1 PB3MD0 PB2MD0 PB2MD0 PB1MD1 PB1MD0 PB0MD1 PB0MD0 PCDRH		PBCRL1	_	PB7MD0	_	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4MD0
PCDRH PC20DR PC19DR PC18DR PC17DR PC16DR PCDRL PC15DR PC14DR PC13DR PC12DR PC10DR PC10DR PC3DR PC3DR PCDRH PC15DR PC6DR PC3DR PC4DR PC3DR PC2DR PC10DR PC3DR PC			PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0MD0
PC20DR PC19DR PC18DR PC17DR PC16DR PCDRL PC15DR PC14DR PC13DR PC12DR PC10DR PC3DR PC10DR PC3DR PC10DR PC3DR PC10DR PC10R PC10R		PCDRH	_	_	_	_	_	_	_	_
PCDRL PC13DRPC13DRPC13DRPC13DRPC12DRPC10DRPC3DRPC3DRPC3DRPC0DR PC10RPC20DRPC19DRPC18DRPC17DRPC18DRPC18DRPC10RL PC10RLPC15ORPC14IORPC13IORPC12IORPC19IORPC18ORPC17ORPC8IORPC0RL1 			_	_	_	PC20DR	PC19DR	PC18DR	PC17DR	PC16DR
PC7DR PC6DR PC5DR PC4DR PC3DR PC2DR PC1DR PC0DR PC10RH PC10RH PC2010R PC1910R PC1810R PC1610R PC1610R PC1610R PC1610R PC1810R PC1910R PC100R PC610R PC100R PC10R PC10RD PC10RD PC10RD PC10RD PC10RD PC10RDD PC10RDD PC170RD PC10RDD PC170RD PC110RD PC110RD PC110RD PC11MDD PC11MDD PC11MDD PC11MDD PC11MDD PC110RD PC110RDD PC110RD PC110RD PC110RD PC110RD PC110RD PC110RD PC11MDD PC11MDD PC11MDD PC110RD PC10MDD PC10MDD PC10M		PCDRL	PC15DR	PC14DR	PC13DR	PC12DR	PC11DR	PC10DR	PC9DR	PC8DR
PCIORH PC200R PC190R PC1810R PC1710R PC160R PC10RL PC1510R PC1410R PC130R PC120R PC110R PC100R PC30R			PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
PC2010RPC1910RPC1810RPC1710RPC1610RPC10RLPC1510RPC1410RPC130RPC1210RPC110RPC100RPC910RPC910RPC710RPC610RPC610RPC510RPC410RPC310RPC210RPC110RPC910RPC70RPC200DPC60PPC19MDPC18MDPC17MDPC30MDPC70RPC19MDPC18MDPC17MDPC30MDPC70RPC19MDPC18MDPC17MDPC18MDPC70RPC19MDPC18MDPC17MDPC18MDPC70RPC19MDPC18MDPC17MDPC18MDPC70RPC11MDPC10MDPC3MDPC3MD0PC70RPC7MDPC7MDPC2MDPC1MDPC0MDPD0RLPD7DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD70RPD60RPD50RPD40RPD3DRPD2DRPD1DRPD0DRPD70RPD60RPD50RPD50RPD40RPD3DRPD2DRPD1DRPD0DRPD70RPD60RPD50RPD50RPD40RPD30RPD2DRPD1DRPD0DRPD70RPD7MDPD7MDPD50RPD50RPD30RPD30RPD		PCIORH	_	_	_	_	_	_	_	_
PCIORL PC15IOR PC14IOR PC13IOR PC12IOR PC11IOR PC10IOR PC9IOR PC8IOR PC7IOR PC6IOR PC5IOR PC4IOR PC3IOR PC2IOR PC1IOR PC0IOR PCCRH1 PC10MD PC10MD PCCRL2 PC19MD0 PC18MD0 PC17MD0 PC10MD0 PCCRL2 PC15MD0 PC14MD0 PC13MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC PC3MD0 PC3MD1			_	_	_	PC20IOR	PC19IOR	PC18IOR	PC17IOR	PC16IOR
PC7IOR PC6IOR PCSIOR PC4IOR PC3IOR PC2IOR PC1IOR PC0IOR PCCRH1 PC17MD PC20MD0 PCCRL2 PC19MD0 PC18MD0 PC17MD0 PC17MD0 PC16MD0 PCCRL2 PC1 PC19MD0 PC14MD0 PC13MD0 PC13MD0 PC13MD0 PC13MD0 PC13MD0 PC13MD0 PC13MD0 PC13MD0 PC3MD0 PC3MD0 PC PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD0 PC3MD1 PD0DR		PCIORL	PC15IOR	PC14IOR	PC13IOR	PC12IOR	PC11IOR	PC10IOR	PC9IOR	PC8IOR
PCCRH1 PC20MD0PC19MD0PC19MD0PC19MD0PC18MD0PC17MD0PC17MD0PC16MD0PCCRL2 PC15MD0PC11MD0PC14MD0PC19MD0PC9MD0PC12MD0PCCRL1 -PC1PC11MD0-PC10MD0PC9MD0PC9MD0PC9MD0PC9MD0PCCRL1 PC7MD0-PC6MD0-PC9MD0-PC4MD0PCCRL1 -PC3MD0-PC3MD0-PC6MD0-PC3MD0-PC4MD0PDDRL -PC3MD0PC3MD0PC2MD0-PC1MD0-PC3MD0PC0MD1PDDRL PDTRPC3MD7PD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPDIORL PD10RLPD70RPD6IORPD5IORPD4DRPD3DRPD2IORPD1DRPD0ORPDCRL1 PD70R1PD6IORPD5IORPD4IORPD3IORPD2IORPD1IORPD4MD0PD4MD0PDCRL1 PD3MD1PD3MD0PD5IORPD5MD1PD5MD0PD4MD1PD4MD0PD4MD0PD4MD1PD4MD0PDCRL1 PD3MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD0PD4MD1PD4MD0PD4MD1PD4MD1PDCRL1 PD3MD1PD3MD0PD2MD1PD2MD0PD1MD1PD5MD0PD4MD1PD4MD1PD4MD1PD4MD1PDCRL1 PD3MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD1PD4MD1PD4MD1PD4MD1PD4M			PC7IOR	PC6IOR	PC5IOR	PC4IOR	PC3IOR	PC2IOR	PC1IOR	PC0IOR
- PC19MD0 - PC18MD0 - PC17MD0 - PC16MD0 PCCRL2 - PC15MD0 - PC14MD0 - PC13MD0 - PC12MD0 - PC11MD0 - PC10MD0 - PC13MD0 - PC3MD0 PCCRL1 - PC11MD0 - PC6MD0 - PC3MD0 - PC3MD0 PCCRL1 - PC17MD0 - PC6MD0 - PC3MD0 - PC3MD0 PCCRL1 - PC17MD0 - PC6MD0 - PC3MD0 -		PCCRH1	_	_	_	_	_	_	_	PC20MD0
PCCRL2 - PC15MD0 - PC14MD0 - PC13MD0 - PC12MD0 PC11MD0 - PC10MD0 - PC9MD0 - PC3MD0 PCCRL1 - PC7MD0 - PC6MD0 - PC9MD0 - PC3MD0 PCCRL1 - PC7MD0 - PC6MD0 - PC3MD0 - PC4MD0 - PC3MD0 - PC3MD0 - PC3MD0 - PC4MD0 PDDRL - PC3MD0 - PC2MD0 - PC1MD0 PC4MD0 PDDRL - - - - - - - - PD0RL - - - - - - - - - PD10R PD6DR PD5DR PD4DR PD3DR PD2DR PD1DR PD1DR PD1DR PD1DR PD1DR PD1DR PD1DR PD1OR PD1DR PD1DR PD1DR			_	PC19MD0	_	PC18MD0	_	PC17MD0	_	PC16MD0
-PC11MD0-PC10MD0-PC9MD0-PC8MD0PCCRL1-PC7MD0-PC6MD0-PC5MD0-PC4MD0-PC3MD0-PC3MD0-PC2MD0-PC1MD0-PC0MD0PDDRLPD7DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD1DRPD0DRPD10RLPD7DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD10RLPD7NDPD6DRPD5DRPD4IORPD3DRPD2DRPD1DRPD0ORPD7NDPD6IORPD5IORPD4IORPD3IORPD2IORPD1DRPD1DRPD1ORPD7NDPD6IORPD5MD0PD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PD7ND1PD7MD0PD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PD7MD1PD7MD0PD2MD1PD2MD1PD5MD0PD1MD1PD1MD0PD4MD1PD4MD0PE0RLPD7MD1PD3MD0PD2MD1PD2MD1PD2MD0PD1MD1PD1MD0PD4MD1PD0MD0PE0RLPC7RRPE6DRPE5DRPE4DRPE3DRPE1DRPE1DRPE1ORPE1ORPE7IORPE6IORPE5IORPE4IORPE3IORPE1ORPE1DRPE10RPE7IORPE6IOR <t< td=""><td></td><td>PCCRL2</td><td>_</td><td>PC15MD0</td><td>_</td><td>PC14MD0</td><td>_</td><td>PC13MD0</td><td>_</td><td>PC12MD0</td></t<>		PCCRL2	_	PC15MD0	_	PC14MD0	_	PC13MD0	_	PC12MD0
PCCRL1—PC7MD0—PC6MD0—PC5MD0—PC4MD0—PC3MD0—PC2MD0—PC1MD0—PC0MD0PDDRL————————PD7DRPD6DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD10RL————————PD10RLPD6DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD10RLPD7MDPD6IORPD5IORPD4IORPD3IORPD2IORPD1ORPD0IORPDCRL1PD7MD1PD6IORPD5IORPD4IORPD5MD1PD5MD0PD4MD1PD4MD0PDCRL1PD7MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD0PD4MD1PD4MD0PEDRL—————PE1DRPE3DRPE3DRPE3DRPEIORLPE3TRPE6DRPE5DRPE4DRPE3IORPE1ORPE1DRPE3IORPE3IORPE3IORPE3IORPE1ORL—————PE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPEIORLPE1ORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPE3IORPEIORL—————PE3IORPE3IORPE3IORPE3IORPE3IORPE3IOR <td></td> <td></td> <td>_</td> <td>PC11MD0</td> <td>_</td> <td>PC10MD0</td> <td>_</td> <td>PC9MD0</td> <td>_</td> <td>PC8MD0</td>			_	PC11MD0	_	PC10MD0	_	PC9MD0	_	PC8MD0
PC3MD0PC2MD0PC1MD0PC0MD0PDDRLPD7DRPD6DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPDIORLPD7DRPD6DRPD5IORPD4IORPD3IORPD2IORPD1IORPD0ORPD7IORPD6IORPD5IORPD4IORPD3IORPD2IORPD1IORPD1ORPDCRL1PD7MD1PD7MD0PD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PDCRL1PD7MD1PD3MD0PD2MD1PD2MD0PD1MD1PD5MD0PD4MD1PD4MD0PEDRLPE3DRPE3DRPE3DRPE3DRPEIORLPE3INBPE10RPE3IORPE3IORPE3IORPECRL2PE13MD1PE13MD0PE12MD1PE12MD1PE12MD0		PCCRL1	_	PC7MD0	_	PC6MD0		PC5MD0		PC4MD0
PDDRL PDTRRPD7DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPDIORLPD7NRPD6IORPD5IORPD4IORPD3IORPD2IORPD1IORPD0ORPD7RLPD7MD1PD7MD0PD5MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PDCRL1PD7MD1PD7MD0PD2MD1PD2MD0PD5MD1PD5MD0PD4MD1PD4MD0PDCRL2PD7MD1PD7MD0PD2MD1PD2MD0PD1MD1PD1MD0PD0MD1PD4MD0PEDRLPD7MD1PD5MD0PD2MD1PD2MD0PD1MD1PD1MD0PD0MD1PD0MD1PEDRLPE1DRPE3DRPE3DRPE4DRPE3DRPE10RPE3ORPE3ORPEIORLPE11ORPE10RPE10RPE3ORPE3ORPE3ORPE3ORPE3ORPECRL2PE13MD1PE13MD0PE12MD1PE12MD1PE12MD1			_	PC3MD0		PC2MD0		PC1MD0		PC0MD0
PD7DRPD6DRPD5DRPD4DRPD3DRPD2DRPD1DRPD0DRPD1ORLPD7ORPD7IORPD6IORPD5IORPD4IORPD3IORPD2IORPD1IORPD0IORPDCRL1PD7MD1PD6IORPD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PDCRL1PD7MD1PD7MD0PD2MD1PD2MD0PD1MD1PD1MD0PD4MD1PD4MD0PDCRL1PD7MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD0PD0MD1PD4MD0PEDRLPE11DRPE10RRPE3DRPE3DRPE3DRPE3ORPE3ORPEIORLPE4IORPE3IORPE10RRPE10RPE10RRPE3IORPE10RRPE10RPE10RPECRL2PE13MD1PE13MD0PE12MD1PE12MD1		PDDRL	_	_	_	_	_	_	_	_
PDIORL PD <t< td=""><td></td><td></td><td>PD7DR</td><td>PD6DR</td><td>PD5DR</td><td>PD4DR</td><td>PD3DR</td><td>PD2DR</td><td>PD1DR</td><td>PD0DR</td></t<>			PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
PD7IORPD6IORPD5IORPD4IORPD3IORPD2IORPD1IORPD0IORPDCRL1PD7MD0PD7MD0PD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PD3MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD0PD0MD1PD0MD0PEDRL————PE11DRPE10DRPE9DRPE3DRPETORPE7DRPE6DRPE5DRPE4DRPE3DRPE2DRPE1DRPE0DRPEIORL————PE4IORPE3IORPE10ORPE1ORPECRL2————PE13MD1PE13MD0PE12MD1PE12MD1		PDIORL	_	_	_	_	_	_	_	
PDCRL1PD7MD1PD7MD0PD6MD1PD6MD0PD5MD1PD5MD0PD4MD1PD4MD0PD3MD1PD3MD0PD2MD1PD2MD0PD1MD1PD1MD0PD0MD1PD0MD1PD0MD0PEDRLPE1DRPE10DRPE9DRPE8DRPEIORLPE11ORPE10IORPE9IORPE8IORPE7DRPE6IORPE11IORPE10IORPE9IORPE8IORPE10RLPE3IORPE4IORPE3IORPE10IORPE10IORPE0IORPECRL2PE13MD1PE13MD0PE12MD1PE12MD1			PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IOR
PD3MD1 PD3MD0 PD2MD1 PD2MD0 PD1MD1 PD1MD0 PD0MD1 PD0MD0 PEDRL PE11DR PE10DR PE9DR PE8DR PE7DR PE6DR PE6DR PE5DR PE4DR PE3DR PE1DR PE1DR PE1DR PE1DR PE0DR PE1ORL PE3DR PE11IOR PE1DR PE1DR PE0DR PE1ORL PE4DR PE3DR PE1DR PE3DR PE		PDCRL1	PD7MD1	PD7MD0	PD6MD1	PD6MD0	PD5MD1	PD5MD0	PD4MD1	PD4MD0
PEDRL PE11DR PE10DR PE9DR PE8DR PE7DR PE6DR PE5DR PE4DR PE3DR PE2DR PE1DR PE0DR PE1ORL PE11DR PE10DR PE9DR PE0DR PE1ORL PE11IOR PE10IOR PE9IOR PE8IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE10IOR PE9IOR PE8IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE10IOR PE9IOR PE0IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE10IOR PE10IOR PE0IOR PECRL2 - PE13MD1 PE13MD0 PE12MD1 PE12MD1			PD3MD1	PD3MD0	PD2MD1	PD2MD0	PD1MD1	PD1MD0	PD0MD1	PD0MD0
PE7DR PE6DR PE5DR PE4DR PE3DR PE2DR PE1DR PE0DR PEIORL PE11IOR PE10OR PE9IOR PE8IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE10IOR PE9IOR PE8IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE2IOR PE1IOR PE0IOR PECRL2 - PE13MD1 PE13MD0 PE12MD1 PE12MD0		PEDRL	_	_	_	—	PE11DR	PE10DR	PE9DR	PE8DR
PEIORL PE11IOR PE10IOR PE9IOR PE8IOR PE7IOR PE6IOR PE5IOR PE4IOR PE3IOR PE2IOR PE10IOR PE0IOR PE0IOR PECRL2 PE13MD1 PE13MD0 PE12MD1 PE12MD1			PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
PE7IORPE6IORPE5IORPE4IORPE3IORPE2IORPE1IORPE0IORPECRL2PE13MD1PE13MD0PE12MD1PE12MD0		PEIORL				_	PE11IOR	PE10IOR	PE9IOR	PE8IOR
PECRL2 PE13MD1 PE13MD0 PE12MD1 PE12MD0			PE7IOR	PE6IOR	PE5IOR	PE4IOR	PE3IOR	PE2IOR	PE1IOR	PE0IOR
		PECRL2					PE13MD1	PE13MD0	PE12MD1	PE12MD0
PE11MD1 PE11MD0 PE10MD1 PE10MD0 PE09MD1 PE09MD0 PE08MD1 PE08MD0			PE11MD1	PE11MD0	PE10MD1	PE10MD0	PE09MD1	PE09MD0	PE08MD1	PE08MD0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
I/O	PECRL1	PE07MD1	PE07MD0	PE06MD1	PE06MD0	PE05MD1	PE05MD0	PE04MD1	PE04MD0
		PE03MD1	PE03MD0	PE02MD1	PE02MD0	PE01MD1	PE01MD0	PE00MD1	PE00MD0
	PFDRL	_	_	_	_	PF11DR	PF10DR	PF9DR	PF8DR
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
	PFIORL	_	_	_	_	PF11IOR	PF10IOR	PF9IOR	PF8IOR
		PF7IOR	PF6IOR	PF5IOR	PF4IOR	PF3IOR	PF2IOR	PF1IOR	PF0IOR
	PFCRL2	_	_	_	_	PF13MD1	PF13MD0	_	_
		PF11MD1	PF11MD0	PF10MD1	PF10MD0	PF09MD1	PF09MD0	_	PF08MD0
	PFCRL1	PF07MD1	PF07MD0	PF06MD1	PF06MD0	PF05MD1	PF05MD0	PF04MD1	PF04MD0
		PF03MD1	PF03MD0	PF02MD1	PF02MD0	PF01MD1	PF01MD0	_	PF00MD0
	PGDRH	—	_	_	_	_	_	_	_
		PG23DR	PG22DR	PG21DR	PG20DR	PG19DR	PG18DR	PG17DR	PG16DR
	PGDRL	PG15DR	PG14DR	PG13DR	PG12DR	PG11DR	PG10DR	PG9DR	PG8DR
		PG7DR	PG6DR	PG5DR	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR
	PGIORH	_	_	_	_	_	_	_	_
		PG23IOR	PG22IOR	PG21IOR	PG20IOR	PG19IOR	PG18IOR	PG17IOR	PG16IOR
	PGIORL	PG15IOR	PG14IOR	PG13IOR	PG12IOR	PG11IOR	PG10IOR	PG9IOR	PG8IOR
		PG7IOR	PG6IOR	PG5IOR	PG4IOR	PG3IOR	PG2IOR	PG1IOR	PG0IOR
	PGCRH2	_	PG23MD0	_	PG22MD0	_	PG21MD0	_	PG20MD0
		_	PG19MD0	_	PG18MD0	_	PG17MD0	_	PG16MD0
	PGCRL2	_	PG15MD0	_	PG14MD0	_	PG13MD0	_	PG12MD0
		_	PG11MD0	_	PG10MD0	_	PG09MD0	_	PG08MD0
	PGCRL1	_	PG07MD0	_	PG06MD0	_	PG05MD0	_	PG04MD0
		_	PG03MD0	_	PG02MD0	_	PG01MD0	_	PG00MD0
UBC	BAR_0	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24
		BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
		BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
		BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0

UBC BAMR_0 BAM31 BAM30 BAM29 BAM28 BAM27 BAM26 BAM25 BAM23 BAM22 BAM21 BAM20 BAM19 BAM18 BAM17 BAM15 BAM14 BAM13 BAM12 BAM11 BAM10 BAM9 BAM7 BAM6 BAM5 BAM4 BAM3 BAM2 BAM1 BDR_0 BD31 BD30 BD29 BD28 BD27 BD26 BD25	BAM24 BAM16 BAM8 BAM0 BD24 BD16 BD8 BD0 BDM24 BDM24 BDM16
BAM23BAM22BAM21BAM20BAM19BAM18BAM17BAM15BAM14BAM13BAM12BAM11BAM10BAM9BAM7BAM6BAM5BAM4BAM3BAM2BAM1BDR_0BD31BD30BD29BD28BD27BD26BD25BD00BD00BD00BD10BD10BD17	BAM16 BAM8 BAM0 BD24 BD16 BD8 BD0 BDM24 BDM16
BAM15 BAM14 BAM13 BAM12 BAM11 BAM10 BAM9 BAM7 BAM6 BAM5 BAM4 BAM3 BAM2 BAM1 BDR_0 BD31 BD30 BD29 BD28 BD27 BD26 BD25	BAM8 BAM0 BD24 BD16 BD8 BD0 BDM24 BDM16
BAM7 BAM6 BAM5 BAM4 BAM3 BAM2 BAM1 BDR_0 BD31 BD30 BD29 BD28 BD27 BD26 BD25 BD20 BD20 BD21 BD20 BD20 BD10 BD12	BAM0 BD24 BD16 BD8 BD0 BDM24 BDM16
BDR_0 BD31 BD30 BD29 BD28 BD27 BD26 BD25 DD00 DD00 DD00 DD00 DD10 DD12	BD24 BD16 BD8 BD0 BDM24 BDM16
	BD16 BD8 BD0 BDM24 BDM16
BD23 BD22 BD21 BD20 BD19 BD18 BD17	BD8 BD0 BDM24 BDM16
BD15 BD14 BD13 BD12 BD11 BD10 BD9	BD0 BDM24 BDM16
BD7 BD6 BD5 BD4 BD3 BD2 BD1	BDM24 BDM16
BDMR_0 BDM31 BDM30 BDM29 BDM28 BDM27 BDM26 BDM25	BDM16
BDM23 BDM22 BDM21 BDM20 BDM19 BDM18 BDM17	-
BDM15 BDM14 BDM13 BDM12 BDM11 BDM10 BDM9	BDM8
BDM7 BDM6 BDM5 BDM4 BDM3 BDM2 BDM1	BDM0
BAR_1 BA31 BA30 BA29 BA28 BA27 BA26 BA25	BA24
BA23 BA22 BA21 BA20 BA19 BA18 BA17	BA16
BA15 BA14 BA13 BA12 BA11 BA10 BA9	BA8
BA7 BA6 BA5 BA4 BA3 BA2 BA1	BA0
BAMR_1 BAM31 BAM30 BAM29 BAM28 BAM27 BAM26 BAM25	BAM24
BAM23 BAM22 BAM21 BAM20 BAM19 BAM18 BAM17	BAM16
BAM15 BAM14 BAM13 BAM12 BAM11 BAM10 BAM9	BAM8
BAM7 BAM6 BAM5 BAM4 BAM3 BAM2 BAM1	BAM0
BDR_1 BD31 BD30 BD29 BD28 BD27 BD26 BD25	BD24
BD23 BD22 BD21 BD20 BD19 BD18 BD17	BD16
BD15 BD14 BD13 BD12 BD11 BD10 BD9	BD8
BD7 BD6 BD5 BD4 BD3 BD2 BD1	BD0
BDMR_1 BDM31 BDM30 BDM29 BDM28 BDM27 BDM26 BDM25	BDM24
BDM23 BDM22 BDM21 BDM20 BDM19 BDM18 BDM17	BDM16
BDM15 BDM14 BDM13 BDM12 BDM11 BDM10 BDM9	BDM8
BDM7 BDM6 BDM5 BDM4 BDM3 BDM2 BDM1	BDM0
BBR_0 UBID DBE CP3 CP2 CP1	CP0
CD1 CD0 ID1 ID0 RW1 RW0 SZ1	SZ0

Module Name	Register	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
	Regiotor	01/20/10/1	00/22/14/0	20/21/10/0	20/20/12/4	21/10/11/0	20/10/10/2	20/11/0/1	2-11-01-01-0
UBC	BBR_1	_	_	UBID	DBE	CP3	CP2	CP1	CP0
		CD1	CD0	ID1	ID0	RW1	RW0	SZ1	SZ0
	BRCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		SCMFC0	SCMFC1	SCMFD0	SCMFD1				_
		_	PCB1	PCB0	_	_	_	_	_
H-UDI	SDIR	TI7	TI6	TI5	TI4	TI3	TI2	TI1	TIO
		_	_	_	_	_	_	_	_

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
Cache	CCR1	H'FFFC1000	Initialized	Retained	Retained	Retained
	CCR2	H'FFFC1004	Initialized	Retained	Retained	Retained
INTC	ICR0	H'FFFE0800	Initialized*1	Retained	* ³	Retained
	ICR1	H'FFFE0802	Initialized*1	Retained	* ³	Retained
	IRQRR	H'FFFE0806	Initialized	Retained	* ³	Retained
	IBCR	H'FFFE080C	Initialized	Retained	* ³	Retained
	IBNR	H'FFFE080E	Initialized	Retained	* ³	Retained
	IPR01	H'FFFE0818	Initialized	Retained	<u>*</u> *3	Retained
	IPR02	H'FFFE081A	Initialized	Retained	* ³	Retained
	IPR06	H'FFFE0C00	Initialized	Retained	* ³	Retained
	IPR07	H'FFFE0C02	Initialized	Retained	* ³	Retained
	IPR08	H'FFFE0C04	Initialized	Retained	* ³	Retained
	IPR09	H'FFFE0C06	Initialized	Retained	* ³	Retained
	IPR10	H'FFFE0C08	Initialized	Retained	<u>*</u> *3	Retained
	IPR11	H'FFFE0C0A	Initialized	Retained	<u>*</u> *3	Retained
	IPR12	H'FFFE0C0C	Initialized	Retained	<u>*</u> *3	Retained
	IPR13	H'FFFE0C0E	Initialized	Retained	* ³	Retained
	IPR14	H'FFFE0C10	Initialized	Retained	<u>*</u> *3	Retained
	IPR15	H'FFFE0C12	Initialized	Retained	<u>*</u> *3	Retained
	IPR16	H'FFFE0C14	Initialized	Retained	<u>*</u> *3	Retained
BSC	CMNCR	H'FFFC0000	Initialized*1	Retained	<u>*</u> *3	Retained
	CS0BCR	H'FFFC0004	Initialized	Retained	<u>*</u> *3	Retained
	CS3BCR	H'FFFC0010	Initialized	Retained	<u>*</u> *3	Retained
	CS4BCR	H'FFFC0014	Initialized	Retained	* ³	Retained
	CS5BCR	H'FFFC0018	Initialized	Retained	* ³	Retained
	CS6BCR	H'FFFC001C	Initialized	Retained	<u>*</u> *3	Retained
	CSOWCR	H'FFFC0028	Initialized	Retained	* ³	Retained
	CS3WCR	H'FFFC0034	Initialized	Retained	* ³	Retained
	CS4WCR	H'FFFC0038	Initialized	Retained	* ³	Retained

28.3 Register States in Each Operating Mode

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
BSC	CS5WCR	H'FFFC003C	Initialized	Retained	<u>*</u> *3	Retained
	CS6WCR	H'FFFC0040	Initialized	Retained	* ³	Retained
	SDCR	H'FFFC004C	Initialized	Retained	* ³	Retained
	RTCSR	H'FFFC0050	Initialized	Retained	* ³	Retained
	RTCNT	H'FFFC0054	Initialized	Retained	* ³	Retained
	RTCOR	H'FFFC0058	Initialized	Retained	* ³	Retained
	ACSWR	H'FFFC180C	Initialized	Retained	Retained	Retained
	IBMPR	H'FFFC1818	Initialized	Retained	Retained	Retained
	ACKEYR	H'FFFC1BFC	Initialized	Retained	Retained	Retained
DMAC	SAR_0	H'FFFE1000	Initialized	Retained	Retained	Retained
	DAR_0	H'FFFE1004	Initialized	Retained	Retained	Retained
	DMATCR_0	H'FFFE1008	Initialized	Retained	Retained	Retained
	CHCR_0	H'FFFE100C	Initialized	Retained	Retained	Retained
	SAR_1	H'FFFE1010	Initialized	Retained	Retained	Retained
	DAR_1	H'FFFE1014	Initialized	Retained	Retained	Retained
	DMATCR_1	H'FFFE1018	Initialized	Retained	Retained	Retained
	CHCR_1	H'FFFE101C	Initialized	Retained	Retained	Retained
	SAR_2	H'FFFE1020	Initialized	Retained	Retained	Retained
	DAR_2	H'FFFE1024	Initialized	Retained	Retained	Retained
	DMATCR_2	H'FFFE1028	Initialized	Retained	Retained	Retained
	CHCR_2	H'FFFE102C	Initialized	Retained	Retained	Retained
	SAR_3	H'FFFE1030	Initialized	Retained	Retained	Retained
	DAR_3	H'FFFE1034	Initialized	Retained	Retained	Retained
	DMATCR_3	H'FFFE1038	Initialized	Retained	Retained	Retained
	CHCR_3	H'FFFE103C	Initialized	Retained	Retained	Retained
	SAR_4	H'FFFE1040	Initialized	Retained	Retained	Retained
	DAR_4	H'FFFE1044	Initialized	Retained	Retained	Retained
	DMATCR_4	H'FFFE1048	Initialized	Retained	Retained	Retained
	CHCR_4	H'FFFE104C	Initialized	Retained	Retained	Retained
	SAR_5	H'FFFE1050	Initialized	Retained	Retained	Retained
	DAR_5	H'FFFE1054	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
DMAC	DMATCR_5	H'FFFE1058	Initialized	Retained	Retained	Retained
	CHCR_5	H'FFFE105C	Initialized	Retained	Retained	Retained
	SAR_6	H'FFFE1060	Initialized	Retained	Retained	Retained
	DAR_6	H'FFFE1064	Initialized	Retained	Retained	Retained
	DMATCR_6	H'FFFE1068	Initialized	Retained	Retained	Retained
	CHCR_6	H'FFFE106C	Initialized	Retained	Retained	Retained
	SAR_7	H'FFFE1070	Initialized	Retained	Retained	Retained
	DAR_7	H'FFFE1074	Initialized	Retained	Retained	Retained
	DMATCR_7	H'FFFE1078	Initialized	Retained	Retained	Retained
	CHCR_7	H'FFFE107C	Initialized	Retained	Retained	Retained
	RSAR_0	H'FFFE1100	Initialized	Retained	Retained	Retained
	RDAR_0	H'FFFE1104	Initialized	Retained	Retained	Retained
	RDMATCR_0	H'FFFE1108	Initialized	Retained	Retained	Retained
	RSAR_1	H'FFFE1110	Initialized	Retained	Retained	Retained
	RDAR_1	H'FFFE1114	Initialized	Retained	Retained	Retained
	RDMATCR_1	H'FFFE1118	Initialized	Retained	Retained	Retained
	RSAR_2	H'FFFE1120	Initialized	Retained	Retained	Retained
	RDAR_2	H'FFFE1124	Initialized	Retained	Retained	Retained
	RDMATCR_2	H'FFFE1128	Initialized	Retained	Retained	Retained
	RSAR_3	H'FFFE1130	Initialized	Retained	Retained	Retained
	RDAR_3	H'FFFE1134	Initialized	Retained	Retained	Retained
	RDMATCR_3	H'FFFE1138	Initialized	Retained	Retained	Retained
	RSAR_4	H'FFFE1140	Initialized	Retained	Retained	Retained
	RDAR_4	H'FFFE1144	Initialized	Retained	Retained	Retained
	RDMATCR_4	H'FFFE1148	Initialized	Retained	Retained	Retained
	RSAR_5	H'FFFE1150	Initialized	Retained	Retained	Retained
	RDAR_5	H'FFFE1154	Initialized	Retained	Retained	Retained
	RDMATCR_5	H'FFFE1158	Initialized	Retained	Retained	Retained
	RSAR_6	H'FFFE1160	Initialized	Retained	Retained	Retained
	RDAR_6	H'FFFE1164	Initialized	Retained	Retained	Retained
	RDMATCR_6	H'FFFE1168	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
DMAC	RSAR_7	H'FFFE1170	Initialized	Retained	Retained	Retained
	RDAR_7	H'FFFE1174	Initialized	Retained	Retained	Retained
	RDMATCR_7	H'FFFE1178	Initialized	Retained	Retained	Retained
	DMAOR	H'FFFE1200	Initialized	Retained	Retained	Retained
	DMARS0	H'FFFE1300	Initialized	Retained	Retained	Retained
	DMARS1	H'FFFE1304	Initialized	Retained	Retained	Retained
	DMARS2	H'FFFE1308	Initialized	Retained	Retained	Retained
	DMARS3	H'FFFE130C	Initialized	Retained	Retained	Retained
CPG	FRQCR	H'FFFE0010	Initialized	Retained	Retained	Retained
WDT	WTCSR	H'FFFE0000	Initialized*2	Retained	* ³	Retained
	WTCNT	H'FFFE0002	Initialized*2	Retained	* ³	Retained
	WRCSR	H'FFFE0004	Initialized*2	Retained	* ³	Retained
Power-	STBCR	H'FFFE0014	Initialized	Retained	* ³	Retained
down mode	STBCR2	H'FFFE0018	Initialized	Retained	* ³	Retained
mode	SYSCR1	H'FFFE0402	Initialized	Retained	* ³	Retained
	SYSCR2	H'FFFE0404	Initialized	Retained	* ³	Retained
	STBCR3	H'FFFE0408	Initialized	Retained	* ³	Retained
	STBCR4	H'FFFE040C	Initialized	Retained	* ³	Retained
	SYSCR3	H'FFFE0418	Initialized	Retained	* ³	Retained
EtherC	ECMR	H'FFFC2160	Initialized	Retained	Retained	Retained
	ECSR	H'FFFC2164	Initialized	Retained	Retained	Retained
	ECSIPR	H'FFFC2168	Initialized	Retained	Retained	Retained
	PIR	H'FFFC216C	Initialized*1	Retained	Retained	Retained
	MAHR	H'FFFC2170	Initialized	Retained	Retained	Retained
	MALR	H'FFFC2174	Initialized	Retained	Retained	Retained
	RFLR	H'FFFC2178	Initialized	Retained	Retained	Retained
	PSR	H'FFFC217C	Initialized*1	Retained	Retained	Retained
	TROCR	H'FFFC2180	Initialized	Retained	Retained	Retained
	CDCR	H'FFFC2184	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
EtherC	LCCR	H'FFFC2188	Initialized	Retained	Retained	Retained
	CNDCR	H'FFFC218C	Initialized	Retained	Retained	Retained
	CEFCR	H'FFFC2194	Initialized	Retained	Retained	Retained
	FRECR	H'FFFC2198	Initialized	Retained	Retained	Retained
	TSFRCR	H'FFFC219C	Initialized	Retained	Retained	Retained
	TLFRCR	H'FFFC21A0	Initialized	Retained	Retained	Retained
	RFCR	H'FFFC21A4	Initialized	Retained	Retained	Retained
	MAFCR	H'FFFC21A8	Initialized	Retained	Retained	Retained
	IPGR	H'FFFC21B4	Initialized	Retained	Retained	Retained
	APR	H'FFFC21B8	Initialized	Retained	Retained	Retained
	MPR	H'FFFC21BC	Initialized	Retained	Retained	Retained
	TPAUSER	H'FFFC21C4	Initialized	Retained	Retained	Retained
E-DMAC	EDMR	H'FFFC2000	Initialized	Retained	Retained	Retained
	EDTRR	H'FFFC2004	Initialized	Retained	Retained	Retained
	EDRRR	H'FFFC2008	Initialized	Retained	Retained	Retained
	TDLAR	H'FFFC200C	Initialized	Retained	Retained	Retained
	RDLAR	H'FFFC2010	Initialized	Retained	Retained	Retained
	EESR	H'FFFC2014	Initialized	Retained	Retained	Retained
	EESIPR	H'FFFC2018	Initialized	Retained	Retained	Retained
	TRSCER	H'FFFC201C	Initialized	Retained	Retained	Retained
	RMFCR	H'FFFC2020	Initialized	Retained	Retained	Retained
	TFTR	H'FFFC2024	Initialized	Retained	Retained	Retained
	FDR	H'FFFC2028	Initialized	Retained	Retained	Retained
	RMCR	H'FFFC202C	Initialized	Retained	Retained	Retained
	EDOCR	H'FFFC2030	Initialized	Retained	Retained	Retained
	FCFTR	H'FFFC2034	Initialized	Retained	Retained	Retained
	RPADIR	H'FFFC2038	Initialized	Retained	Retained	Retained
	TRIMD	H'FFFC203C	Initialized	Retained	Retained	Retained
	RBWAR	H'FFFC2040	Initialized	Retained	Retained	Retained
	RDFAR	H'FFFC2044	Initialized	Retained	Retained	Retained
	TBRAR	H'FFFC204C	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
E-DMAC	TDFAR	H'FFFC2050	Initialized	Retained	Retained	Retained
	CSMR	H'FFFC20E4	Initialized	Retained	Retained	Retained
	CSSBM	H'FFFC20E8	Initialized	Retained	Retained	Retained
	CSSMR	H'FFFC20EC	Initialized	Retained	Retained	Retained
A-DMAC	COC	H'FFFC2440	Initialized	Retained	Retained	Retained
	COM	H'FFFC2444	Initialized	Retained	Retained	Retained
	COI	H'FFFC2448	Initialized	Retained	Retained	Retained
	CODSA	H'FFFC247C	Initialized	Retained	Retained	Retained
	CODCA	H'FFFC2480	Initialized	Retained	Retained	Retained
	C0D0	H'FFFC2484	Initialized	Retained	Retained	Retained
	C0D1	H'FFFC2488	Initialized	Retained	Retained	Retained
	C0D2	H'FFFC248C	Initialized	Retained	Retained	Retained
	C0D3	H'FFFC2490	Initialized	Retained	Retained	Retained
	C0D4	H'FFFC2494	Initialized	Retained	Retained	Retained
	C1C	H'FFFC24B0	Initialized	Retained	Retained	Retained
	C1M	H'FFFC24B4	Initialized	Retained	Retained	Retained
	C1I	H'FFFC24B8	Initialized	Retained	Retained	Retained
	C1DSA	H'FFFC24EC	Initialized	Retained	Retained	Retained
	C1DCA	H'FFFC24F0	Initialized	Retained	Retained	Retained
	C1D0	H'FFFC24F4	Initialized	Retained	Retained	Retained
	C1D1	H'FFFC24F8	Initialized	Retained	Retained	Retained
	C1D2	H'FFFC24FC	Initialized	Retained	Retained	Retained
	C1D3	H'FFFC2500	Initialized	Retained	Retained	Retained
	C1D4	H'FFFC2504	Initialized	Retained	Retained	Retained
	FECC	H'FFFC2590	Initialized	Retained	Retained	Retained
	FECI	H'FFFC2594	Initialized	Retained	Retained	Retained
	FECDSA	H'FFFC2598	Initialized	Retained	Retained	Retained
	FECDCA	H'FFFC259C	Initialized	Retained	Retained	Retained
	FECD00	H'FFFC25A0	Initialized	Retained	Retained	Retained
	FECD01D0A	H'FFFC25A4	Initialized	Retained	Retained	Retained
	FECD02S0A	H'FFFC25A8	Initialized	Retained	Retained	Retained
Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
----------------	--------------------------	------------	-------------------	---------------------	-------------------	----------
A-DMAC	FECD03S1A	H'FFFC25AC	Initialized	Retained	Retained	Retained
STIF0	STMDR_0	H'FFFFD000	Initialized	Retained	Retained	Retained
	STCTLR_0	H'FFFFD004	Initialized	Retained	Retained	Retained
	STCNTCR_0	H'FFFFD008	Initialized	Retained	Retained	Retained
	STCNTVR_0	H'FFFFD00C	Initialized	Retained	Retained	Retained
	STSTR_0	H'FFFFD010	Initialized	Retained	Retained	Retained
	STIER_0	H'FFFFD014	Initialized	Retained	Retained	Retained
	STSIZER_0	H'FFFFD018	Initialized	Retained	Retained	Retained
	STPWMMR_0	H'FFFFD020	Initialized	Retained	Retained	Retained
	STPWMCR_0	H'FFFFD024	Initialized	Retained	Retained	Retained
	STPWMR_0	H'FFFFD028	Initialized	Retained	Retained	Retained
	STPCR0R_0	H'FFFFD02C	Initialized	Retained	Retained	Retained
	STPCR1R_0	H'FFFFD030	Initialized	Retained	Retained	Retained
	STSTC0R_0	H'FFFFD034	Initialized	Retained	Retained	Retained
	STSTC1R_0	H'FFFFD038	Initialized	Retained	Retained	Retained
	STLKCR_0	H'FFFFD03C	Initialized	Retained	Retained	Retained
STIF1	STMDR_1	H'FFFFD800	Initialized	Retained	Retained	Retained
	STCTLR_1	H'FFFFD804	Initialized	Retained	Retained	Retained
	STCNTCR_1	H'FFFFD808	Initialized	Retained	Retained	Retained
	STCNTVR_1	H'FFFFD80C	Initialized	Retained	Retained	Retained
	STSTR_1	H'FFFFD810	Initialized	Retained	Retained	Retained
	STIER_1	H'FFFFD814	Initialized	Retained	Retained	Retained
	STSIZER_1	H'FFFFD818	Initialized	Retained	Retained	Retained
	STPWMMR_1	H'FFFFD820	Initialized	Retained	Retained	Retained
	STPWMCR_1	H'FFFFD824	Initialized	Retained	Retained	Retained
	STPWMR_1	H'FFFFD828	Initialized	Retained	Retained	Retained
	STPCR0R_1	H'FFFFD82C	Initialized	Retained	Retained	Retained
	STPCR1R_1	H'FFFFD830	Initialized	Retained	Retained	Retained
	STSTC0R_1	H'FFFFD834	Initialized	Retained	Retained	Retained
	STSTC1R_1	H'FFFFD838	Initialized	Retained	Retained	Retained
	STLKCR_1	H'FFFFD83C	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
SSI	SCSR_0	H'FFFF0000	Initialized	Retained	Retained	Retained
	SCSR_1	H'FFFF0800	Initialized	Retained	Retained	Retained
	SSICR_0	H'FFFFC000	Initialized	Retained	Retained	Retained
	SSISR_0	H'FFFFC004	Initialized	Retained	Retained	Retained
	SSITDR_0	H'FFFFC008	Initialized	Retained	Retained	Retained
	SSIRDR_0	H'FFFFC00C	Initialized	Retained	Retained	Retained
	SSICR_1	H'FFFFC800	Initialized	Retained	Retained	Retained
	SSISR_1	H'FFFFC804	Initialized	Retained	Retained	Retained
	SSITDR_1	H'FFFFC808	Initialized	Retained	Retained	Retained
	SSIRDR_1	H'FFFFC80C	Initialized	Retained	Retained	Retained
USB	D0FWAIT	H'FFFC1C0C	Initialized	Retained	Retained	Retained
	D1FWAIT	H'FFFC1C0E	Initialized	Retained	Retained	Retained
	D0FIFO	H'FFFC1C14	Initialized	Retained	Retained	Retained
	D1FIFO	H'FFFC1C18	Initialized	Retained	Retained	Retained
	SYSCFG	H'FFFFF800	Initialized	Retained	Retained	Retained
	BUSWAIT	H'FFFFF802	Initialized	Retained	Retained	Retained
	SYSSTS	H'FFFFF804	Initialized	Retained	Retained	Retained
	DVSTCTR	H'FFFFF808	Initialized	Retained	Retained	Retained
	TESTMODE	H'FFFFF80C	Initialized	Retained	Retained	Retained
	D0FBCFG	H'FFFFF810	Initialized	Retained	Retained	Retained
	D1FBCFG	H'FFFFF812	Initialized	Retained	Retained	Retained
	CFIFO	H'FFFFF814	Initialized	Retained	Retained	Retained
	CFIFOSEL	H'FFFFF820	Initialized	Retained	Retained	Retained
	CFIFOCTR	H'FFFFF822	Initialized	Retained	Retained	Retained
	D0FIFOSEL	H'FFFFF828	Initialized	Retained	Retained	Retained
	D0FIFOCTR	H'FFFFF82A	Initialized	Retained	Retained	Retained
	D1FIFOSEL	H'FFFFF82C	Initialized	Retained	Retained	Retained
	D1FIFOCTR	H'FFFFF82E	Initialized	Retained	Retained	Retained
	INTENB0	H'FFFFF830	Initialized	Retained	Retained	Retained
	INTENB1	H'FFFFF832	Initialized	Retained	Retained	Retained
	BRDYENB	H'FFFFF836	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
USB	NRDYENB	H'FFFFF838	Initialized	Retained	Retained	Retained
	BEMPENB	H'FFFFF83A	Initialized	Retained	Retained	Retained
	SOFCFG	H'FFFFF83C	Initialized	Retained	Retained	Retained
	INTSTS0	H'FFFFF840	Initialized	Retained	Retained	Retained
	INTSTS1	H'FFFFF842	Initialized	Retained	Retained	Retained
	BRDYSTS	H'FFFFF846	Initialized	Retained	Retained	Retained
	NRDYSTS	H'FFFFF848	Initialized	Retained	Retained	Retained
	BEMPSTS	H'FFFFF84A	Initialized	Retained	Retained	Retained
	FRMNUM	H'FFFFF84C	Initialized	Retained	Retained	Retained
	UFRMNUM	H'FFFFF84E	Initialized	Retained	Retained	Retained
	USBADDR	H'FFFFF850	Initialized	Retained	Retained	Retained
	USBREQ	H'FFFFF854	Initialized	Retained	Retained	Retained
	USBVAL	H'FFFFF856	Initialized	Retained	Retained	Retained
	USBINDX	H'FFFFF858	Initialized	Retained	Retained	Retained
	USBLENG	H'FFFFF85A	Initialized	Retained	Retained	Retained
	DCPCFG	H'FFFFF85C	Initialized	Retained	Retained	Retained
	DCPMAXP	H'FFFFF85E	Initialized	Retained	Retained	Retained
	DCPCTR	H'FFFFF860	Initialized	Retained	Retained	Retained
	PIPESEL	H'FFFFF864	Initialized	Retained	Retained	Retained
	PIPECFG	H'FFFFF868	Initialized	Retained	Retained	Retained
	PIPEBUF	H'FFFFF86A	Initialized	Retained	Retained	Retained
	PIPEMAXP	H'FFFFF86C	Initialized	Retained	Retained	Retained
	PIPEPERI	H'FFFFF86E	Initialized	Retained	Retained	Retained
	PIPE1CTR	H'FFFFF870	Initialized	Retained	Retained	Retained
	PIPE2CTR	H'FFFFF872	Initialized	Retained	Retained	Retained
	PIPE3CTR	H'FFFFF874	Initialized	Retained	Retained	Retained
	PIPE4CTR	H'FFFFF876	Initialized	Retained	Retained	Retained
	PIPE5CTR	H'FFFFF878	Initialized	Retained	Retained	Retained
	PIPE6CTR	H'FFFFF87A	Initialized	Retained	Retained	Retained
	PIPE7CTR	H'FFFFF87C	Initialized	Retained	Retained	Retained
	PIPE8CTR	H'FFFFF87E	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
USB	PIPE9CTR	H'FFFFF880	Initialized	Retained	Retained	Retained
	PIPE1TRE	H'FFFFF890	Initialized	Retained	Retained	Retained
	PIPE1TRN	H'FFFFF892	Initialized	Retained	Retained	Retained
	PIPE2TRE	H'FFFFF894	Initialized	Retained	Retained	Retained
	PIPE2TRN	H'FFFFF896	Initialized	Retained	Retained	Retained
	PIPE3TRE	H'FFFFF898	Initialized	Retained	Retained	Retained
	PIPE3TRN	H'FFFFF89A	Initialized	Retained	Retained	Retained
	PIPE4TRE	H'FFFFF89C	Initialized	Retained	Retained	Retained
	PIPE4TRN	H'FFFFF89E	Initialized	Retained	Retained	Retained
	PIPE5TRE	H'FFFFF8A0	Initialized	Retained	Retained	Retained
	PIPE5TRN	H'FFFFF8A2	Initialized	Retained	Retained	Retained
	DEVADD0	H'FFFFF8D0	Initialized	Retained	Retained	Retained
	DEVADD1	H'FFFFF8D2	Initialized	Retained	Retained	Retained
	DEVADD2	H'FFFFF8D4	Initialized	Retained	Retained	Retained
	DEVADD3	H'FFFFF8D6	Initialized	Retained	Retained	Retained
	DEVADD4	H'FFFFF8D8	Initialized	Retained	Retained	Retained
	DEVADD5	H'FFFFF8DA	Initialized	Retained	Retained	Retained
	DEVADD6	H'FFFFF8DC	Initialized	Retained	Retained	Retained
	DEVADD7	H'FFFFF8DE	Initialized	Retained	Retained	Retained
	DEVADD8	H'FFFFF8E0	Initialized	Retained	Retained	Retained
	DEVADD9	H'FFFFF8E2	Initialized	Retained	Retained	Retained
	DEVADDA	H'FFFFF8E4	Initialized	Retained	Retained	Retained
IIC3	ICCR1_0	H'FFFEE000	Initialized	Retained	Retained	Retained
	ICCR2_0	H'FFFEE001	Initialized	Retained	Retained	Retained
	ICMR_0	H'FFFEE002	Initialized	Retained	Retained	Retained
	ICIER_0	H'FFFEE003	Initialized	Retained	Retained	Retained
	ICSR_0	H'FFFEE004	Initialized	Retained	Retained	Retained
	SAR_0	H'FFFEE005	Initialized	Retained	Retained	Retained
	ICDRT_0	H'FFFEE006	Initialized	Retained	Retained	Retained
	ICDRR_0	H'FFFEE007	Initialized	Retained	Retained	Retained
	NF2CYC_0	H'FFFEE008	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
HIF	HIFIDX	H'FFFFE000	Initialized	Retained	Retained	Retained
	HIFGSR	H'FFFFE004	Initialized	Retained	Retained	Retained
	HIFSCR	H'FFFFE008	Initialized*1	Retained	Retained	Retained
	HIFMCR	H'FFFFE00C	Initialized	Retained	Retained	Retained
	HIFIICR	H'FFFFE010	Initialized	Retained	Retained	Retained
	HIFEICR	H'FFFFE014	Initialized	Retained	Retained	Retained
	HIFADR	H'FFFFE018	Initialized	Retained	Retained	Retained
	HIFDATA	H'FFFFE01C	Initialized	Retained	Retained	Retained
	HIFDTR	H'FFFFE020	Initialized	Retained	Retained	Retained
	HIFBICR	H'FFFFE024	Initialized	Retained	Retained	Retained
	HIFBCR	H'FFFFE040	Initialized*1	Retained	Retained	Retained
CMT	CMSTR	H'FFFEC000	Initialized	Initialized	Retained	Retained
	CMCSR_0	H'FFFEC002	Initialized	Initialized	Retained	Retained
	CMCNT_0	H'FFFEC004	Initialized	Initialized	Retained	Retained
	CMCOR_0	H'FFFEC006	Initialized	Initialized	Retained	Retained
	CMCSR_1	H'FFFEC008	Initialized	Initialized	Retained	Retained
	CMCNT_1	H'FFFEC00A	Initialized	Initialized	Retained	Retained
	CMCOR_1	H'FFFEC00C	Initialized	Initialized	Retained	Retained
SCIF0	SCSMR_0	H'FFFE8000	Initialized	Retained	Retained	Retained
	SCBRR_0	H'FFFE8004	Initialized	Retained	Retained	Retained
	SCSCR_0	H'FFFE8008	Initialized	Retained	Retained	Retained
	SCFTDR_0	H'FFFE800C	Undefined	Retained	Retained	Retained
	SCFSR_0	H'FFFE8010	Initialized	Retained	Retained	Retained
	SCFRDR_0	H'FFFE8014	Undefined	Retained	Retained	Retained
	SCFCR_0	H'FFFE8018	Initialized	Retained	Retained	Retained
	SCFDR_0	H'FFFE801C	Initialized	Retained	Retained	Retained
	SCSPTR_0	H'FFFE8020	Initialized*1	Retained	Retained	Retained
	SCLSR_0	H'FFFE8024	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
SCIF1	SCSMR_1	H'FFFE8800	Initialized	Retained	Retained	Retained
	SCBRR_1	H'FFFE8804	Initialized	Retained	Retained	Retained
	SCSCR_1	H'FFFE8808	Initialized	Retained	Retained	Retained
	SCFTDR_1	H'FFFE880C	Undefined	Retained	Retained	Retained
	SCFSR_1	H'FFFE8810	Initialized	Retained	Retained	Retained
	SCFRDR_1	H'FFFE8814	Undefined	Retained	Retained	Retained
	SCFCR_1	H'FFFE8818	Initialized	Retained	Retained	Retained
	SCFDR_1	H'FFFE881C	Initialized	Retained	Retained	Retained
	SCSPTR_1	H'FFFE8820	Initialized*1	Retained	Retained	Retained
	SCLSR_1	H'FFFE8824	Initialized	Retained	Retained	Retained
SCIF2	SCSMR_2	H'FFFE9000	Initialized	Retained	Retained	Retained
	SCBRR_2	H'FFFE9004	Initialized	Retained	Retained	Retained
	SCSCR_2	H'FFFE9008	Initialized	Retained	Retained	Retained
	SCFTDR_2	H'FFFE900C	Undefined	Retained	Retained	Retained
	SCFSR_2	H'FFFE9010	Initialized	Retained	Retained	Retained
	SCFRDR_2	H'FFFE9014	Undefined	Retained	Retained	Retained
	SCFCR_2	H'FFFE9018	Initialized	Retained	Retained	Retained
	SCFDR_2	H'FFFE901C	Initialized	Retained	Retained	Retained
	SCSPTR_2	H'FFFE9020	Initialized*1	Retained	Retained	Retained
	SCLSR_2	H'FFFE9024	Initialized	Retained	Retained	Retained
I/O	PADRH	H'FFFE3800	Initialized	Retained	* ³	Retained
	PAIORH	H'FFFE3804	Initialized	Retained	* ³	Retained
	PACRH2	H'FFFE3808	Initialized	Retained	* ³	Retained
	PACRH1	H'FFFE380A	Initialized	Retained	* ³	Retained
	PBDRL	H'FFFE3882	Initialized	Retained	* ³	Retained
	PBIORL	H'FFFE3886	Initialized	Retained	* ³	Retained
	PBCRL1	H'FFFE388E	Initialized	Retained	* ³	Retained
	PCDRH	H'FFFE3900	Initialized	Retained	* ³	Retained
	PCDRL	H'FFFE3902	Initialized	Retained	* ³	Retained
	PCIORH	H'FFFE3904	Initialized	Retained	* ³	Retained

I/O PCIORL H'FFFE3906 Initialized Retained s ⁻³ Retained PCCRH1 H'FFFE390A Initialized Retained s ⁻³ Retained PCCRL2 H'FFFE390C Initialized Retained s ⁻³ Retained PCCRL1 H'FFFE390E Initialized Retained s ⁻³ Retained PDDRL H'FFFE398E Initialized Retained s ⁻³ Retained PDORL1 H'FFFE398E Initialized Retained	Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
PCCRH1 H'FFFE390A Initialized Retained -s ³ Retained PCCRL2 H'FFFE390C Initialized Retained -s ³ Retained PCCRL1 H'FFFE390E Initialized Retained -s ³ Retained PDDRL H'FFFE3982 Initialized Retained -s ³ Retained PDDRL H'FFFE3986 Initialized Retained -s ³ Retained PDORL1 H'FFFE398E Initialized Retained -s ³ Retained PDCRL1 H'FFFE398E Initialized Retained -s ³ Retained PEDRL H'FFFE3A02 Initialized Retained -s ³ Retained PECRL2 H'FFFE3A02 Initialized Retained -s ³ Retained PECRL1 H'FFFE3A02 Initialized Retained -s ³ Retained PFDRL H'FFFE3A82 Initialized Retained -s ³ Retained PFCRL2 H'FFFE3A82 Initialized Retained -s ³ Retained PGDRH H'FFFE3B02 Initialized	I/O	PCIORL	H'FFFE3906	Initialized	Retained	* ³	Retained
PCCRL2 H'FFFE390C Initialized Retained -#³ Retained PCCRL1 H'FFFE390E Initialized Retained -#³ Retained PDDRL H'FFFE3982 Initialized Retained -#³ Retained PDDRL H'FFFE3986 Initialized Retained -#³ Retained PDIORL H'FFFE398E Initialized Retained -#³ Retained PDCRL1 H'FFFE398E Initialized Retained -#³ Retained PEDRL H'FFFE3A02 Initialized Retained -#³ Retained PECRL2 H'FFFE3A06 Initialized Retained -#³ Retained PECRL1 H'FFFE3A02 Initialized Retained -#³ Retained PECRL2 H'FFFE3A02 Initialized Retained -#³ Retained PFDRL H'FFFE3A82 Initialized Retained -#³ Retained PFCRL2 H'FFFE3A82 Initialized Retained -#³ Retained PGDRH H'FFFE3B02 Initialized Retained		PCCRH1	H'FFFE390A	Initialized	Retained	* ³	Retained
PCCRL1 H'FFFE390E Initialized Retained **3 Retained PDDRL H'FFFE3982 Initialized Retained **3 Retained PDORL H'FFFE3986 Initialized Retained **3 Retained PDORL1 H'FFFE3986 Initialized Retained **3 Retained PEDRL H'FFFE3A02 Initialized Retained **3 Retained PEORL H'FFFE3A06 Initialized Retained **3 Retained PEORL2 H'FFFE3A06 Initialized Retained **3 Retained PECRL1 H'FFFE3A06 Initialized Retained **3 Retained PECRL1 H'FFFE3A06 Initialized Retained **3 Retained PECRL1 H'FFFE3A86 Initialized Retained **3 Retained PFORL H'FFFE3A86 Initialized Retained **3 Retained PFCRL1 H'FFFE3A86 Initialized Retained **3 Retained PGDRL H'FFFE3B02 Initialized		PCCRL2	H'FFFE390C	Initialized	Retained	* ³	Retained
PDDRL H'FFFE3982 Initialized Retained **3 Retained PDIORL H'FFFE3986 Initialized Retained **3 Retained PDCRL1 H'FFFE3986 Initialized Retained **3 Retained PEDRL H'FFFE3A02 Initialized Retained **3 Retained PEORL2 H'FFFE3A02 Initialized Retained **3 Retained PECRL2 H'FFFE3A02 Initialized Retained **3 Retained PECRL1 H'FFFE3A02 Initialized Retained **3 Retained PECRL2 H'FFFE3A82 Initialized Retained **3 Retained PFDRL H'FFFE3A82 Initialized Retained **3 Retained PFCRL2 H'FFFE3A82 Initialized Retained **3 Retained PGDRL H'FFFE3A82 Initialized Retained **3 Retained PGDRL1 H'FFFE3A82 Initialized Retained		PCCRL1	H'FFFE390E	Initialized	Retained	* ³	Retained
PDIORL H'FFFE3986 Initialized Retained **³ Retained PDCRL1 H'FFFE398E Initialized Retained **³ Retained PEDRL H'FFFE3A02 Initialized Retained **³ Retained PEIORL H'FFFE3A02 Initialized Retained **³ Retained PEORL2 H'FFFE3A02 Initialized Retained **³ Retained PECRL2 H'FFFE3A02 Initialized Retained **³ Retained PECRL1 H'FFFE3A02 Initialized Retained **³ Retained PFDRL H'FFFE3A82 Initialized Retained **³ Retained PFORL1 H'FFFE3A82 Initialized Retained **³ Retained PGDRH H'FFFE3A82 Initialized Retained **³ Retained PGDRL H'FFFE3A82 Initialized Retained **³ Retained PGDRL H'FFFE3B02 Initialized Retained		PDDRL	H'FFFE3982	Initialized	Retained	* ³	Retained
PDCRL1 H'FFFE398E Initialized Retained ** ³ Retained PEDRL H'FFFE3A02 Initialized Retained * ³ Retained PEIORL H'FFFE3A06 Initialized Retained * ³ Retained PECRL2 H'FFFE3A0C Initialized Retained * ³ Retained PECRL1 H'FFFE3A0E Initialized Retained * ³ Retained PFDRL H'FFFE3A82 Initialized Retained * ³ Retained PFORL H'FFFE3A82 Initialized Retained * ³ Retained PFCRL2 H'FFFE3A82 Initialized Retained * ³ Retained PGDRH H'FFFE3B02 Initialized Retained * ³ Retained PGDRL H'FFFE3B04 Initialized Retained * ³ Retained PGDRL H'FFFE3B04 Initialized Retained * ³ Retained PGIORL H'FFFE3B04 Initialized		PDIORL	H'FFFE3986	Initialized	Retained	* ³	Retained
PEDRL H'FFFE3A02 Initialized Retained ** ³ Retained PEIORL H'FFFE3A0C Initialized Retained ** ³ Retained PECRL2 H'FFFE3A0C Initialized Retained * ³ Retained PECRL1 H'FFFE3A0E Initialized Retained * ³ Retained PFDRL H'FFFE3A82 Initialized Retained * ³ Retained PFORL H'FFFE3A82 Initialized Retained * ³ Retained PFORL H'FFFE3A82 Initialized Retained * ³ Retained PFCRL2 H'FFFE3A82 Initialized Retained * ³ Retained PFCRL1 H'FFFE3A82 Initialized Retained * ³ Retained PGDRH H'FFFE3B00 Initialized Retained * ³ Retained PGIORL H'FFFE3B04 Initialized Retained * ³ Retained PGCRL2 H'FFFE3B0C Initialized Retained<		PDCRL1	H'FFFE398E	Initialized	Retained	* ³	Retained
PEIORL H'FFFE3A06 Initialized Retained *³ Retained PECRL2 H'FFFE3A0C Initialized Retained *³ Retained PECRL1 H'FFFE3A0E Initialized Retained *³ Retained PFDRL H'FFFE3A82 Initialized Retained *³ Retained PFDRL H'FFFE3A82 Initialized Retained *³ Retained PFORL H'FFFE3A82 Initialized Retained *³ Retained PFORL H'FFFE3A82 Initialized Retained *³ Retained PFCRL2 H'FFFE3A82 Initialized Retained *³ Retained PFCRL1 H'FFFE3A82 Initialized Retained *³ Retained PGDRH H'FFFE3B02 Initialized Retained *³ Retained PGIORL H'FFFE3B04 Initialized Retained *³ Retained PGCRL2 H'FFFE3B02 Initialized Retained *³ Retained PGCRL2 H'FFFE3B02 Initialized R		PEDRL	H'FFFE3A02	Initialized	Retained	* ³	Retained
PECRL2 H'FFFE3A0C Initialized Retained ** ³ Retained PECRL1 H'FFFE3A0E Initialized Retained ** ³ Retained PFDRL H'FFFE3A82 Initialized Retained ** ³ Retained PFDRL H'FFFE3A82 Initialized Retained ** ³ Retained PFORL H'FFFE3A86 Initialized Retained ** ³ Retained PFORL2 H'FFFE3A8C Initialized Retained ** ³ Retained PFCRL1 H'FFFE3A8E Initialized Retained ** ³ Retained PGDRH H'FFFE3B00 Initialized Retained ** ³ Retained PGDRL H'FFFE3B02 Initialized Retained ** ³ Retained PGIORL H'FFFE3B04 Initialized Retained ** ³ Retained PGIORL H'FFFE3B06 Initialized Retained ** ³ Retained PGCRL2 H'FFFE3B0C Initialized		PEIORL	H'FFFE3A06	Initialized	Retained	* ³	Retained
PECRL1 H'FFFE3A0E Initialized Retained *³ Retained PFDRL H'FFFE3A82 Initialized Retained *³ Retained PFIORL H'FFFE3A86 Initialized Retained *³ Retained PFORL2 H'FFFE3A8C Initialized Retained *³ Retained PFCRL2 H'FFFE3A8E Initialized Retained *³ Retained PFCRL1 H'FFFE3B00 Initialized Retained *³ Retained PGDRH H'FFFE3B00 Initialized Retained *³ Retained PGDRL H'FFFE3B02 Initialized Retained *³ Retained PGIORL H'FFFE3B04 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGCRL2 H'FFFE3B06 Initialized Retained *³ Retained PGCRL2 H'FFFE3B06 Initialized Retained *³ Retained PGCRL1 H'FFFE3B06 Initialized <td< td=""><td></td><td>PECRL2</td><td>H'FFFE3A0C</td><td>Initialized</td><td>Retained</td><td>*³</td><td>Retained</td></td<>		PECRL2	H'FFFE3A0C	Initialized	Retained	* ³	Retained
PFDRL H'FFFE3A82 Initialized Retained ** ³ Retained PFIORL H'FFFE3A86 Initialized Retained ** ³ Retained PFCRL2 H'FFFE3A8C Initialized Retained ** ³ Retained PFCRL1 H'FFFE3A8E Initialized Retained ** ³ Retained PGDRH H'FFFE3B00 Initialized Retained ** ³ Retained PGDRL H'FFFE3B02 Initialized Retained ** ³ Retained PGDRL H'FFFE3B02 Initialized Retained ** ³ Retained PGIORL H'FFFE3B04 Initialized Retained ** ³ Retained PGIORL H'FFFE3B06 Initialized Retained ** ³ Retained PGCRL2 H'FFFE3B0C Initialized Retained ** ³ Retained PGCRL1 H'FFFE3B0E Initialized Retained ** ³ Retained UBC BAR_0 H'FFFC0400 Initiali		PECRL1	H'FFFE3A0E	Initialized	Retained	* ³	Retained
PFIORL H'FFFE3A86 Initialized Retained *³ Retained PFCRL2 H'FFFE3A8C Initialized Retained *³ Retained PFCRL1 H'FFFE3A8E Initialized Retained *³ Retained PGDRH H'FFFE3B00 Initialized Retained *³ Retained PGDRL H'FFFE3B02 Initialized Retained *³ Retained PGIORL H'FFFE3B04 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGCRH2 H'FFFE3B06 Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC0410 Initialized <		PFDRL	H'FFFE3A82	Initialized	Retained	* ³	Retained
PFCRL2 H'FFFE3A8C Initialized Retained *³ Retained PFCRL1 H'FFFE3A8E Initialized Retained *³ Retained PGDRH H'FFFE3B00 Initialized Retained *³ Retained PGDRL H'FFFE3B02 Initialized Retained *³ Retained PGDRL H'FFFE3B04 Initialized Retained *³ Retained PGIORH H'FFFE3B04 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGCRH2 H'FFFE3B06 Initialized Retained *³ Retained PGCRL2 H'FFFE3B0C Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained BDR_0 H'FFFC0404 Initialized Retained Retained Retained BDMR_0 H'FFFC0410 Initialized <t< td=""><td></td><td>PFIORL</td><td>H'FFFE3A86</td><td>Initialized</td><td>Retained</td><td>*³</td><td>Retained</td></t<>		PFIORL	H'FFFE3A86	Initialized	Retained	* ³	Retained
PFCRL1 H'FFFE3A8E Initialized Retained *³ Retained PGDRH H'FFFE3B00 Initialized Retained *³ Retained PGDRL H'FFFE3B02 Initialized Retained *³ Retained PGDRL H'FFFE3B04 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGCRH2 H'FFFE3B06 Initialized Retained *³ Retained PGCRL2 H'FFFE3B0C Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained BDR_0 H'FFFC0404 Initialized Retained Retained Retained BDMR_0 H'FFFC0410 Initialized Retained Reta		PFCRL2	H'FFFE3A8C	Initialized	Retained	* ³	Retained
PGDRHH'FFFE3B00InitializedRetained*³RetainedPGDRLH'FFFE3B02InitializedRetained*³RetainedPGIORHH'FFFE3B04InitializedRetained*³RetainedPGIORLH'FFFE3B06InitializedRetained*³RetainedPGCRH2H'FFFE3B06InitializedRetained*³RetainedPGCRL2H'FFFE3B0CInitializedRetained*³RetainedPGCRL1H'FFFE3B0EInitializedRetained*³RetainedUBCBAR_0H'FFFC0400InitializedRetainedRetainedRetainedBDR_0H'FFFC0404InitializedRetainedRetainedRetainedBDR_0H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetained		PFCRL1	H'FFFE3A8E	Initialized	Retained	* ³	Retained
PGDRLH'FFFE3B02InitializedRetained*³RetainedPGIORHH'FFFE3B04InitializedRetained*³RetainedPGIORLH'FFFE3B06InitializedRetained*³RetainedPGCRL2H'FFFE3B0AInitializedRetained*³RetainedPGCRL2H'FFFE3B0CInitializedRetained*³RetainedPGCRL1H'FFFE3B0EInitializedRetained*³RetainedUBCBAR_0H'FFFC0400InitializedRetainedRetainedRetainedBDR_0H'FFFC0404InitializedRetainedRetainedRetainedBDR_0H'FFFC040CInitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetained		PGDRH	H'FFFE3B00	Initialized	Retained	* ³	Retained
PGIORH H'FFFE3B04 Initialized Retained *³ Retained PGIORL H'FFFE3B06 Initialized Retained *³ Retained PGCRH2 H'FFFE3B0A Initialized Retained *³ Retained PGCRL2 H'FFFE3B0C Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained VBC BAR_0 H'FFFC0400 Initialized Retained Retained Retained BAR_0 H'FFFC0404 Initialized Retained Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC0400 Initialized Retained Retained Retained BAR_1 H'FFFC0400 Initialized Retained Retained Retained BAR_1 H'FFFC0410 Initialized Retained Retained Retained		PGDRL	H'FFFE3B02	Initialized	Retained	* ³	Retained
PGIORLH'FFFE3B06InitializedRetained*³RetainedPGCRH2H'FFFE3B0AInitializedRetained*³RetainedPGCRL2H'FFFE3B0CInitializedRetained*³RetainedPGCRL1H'FFFE3B0EInitializedRetained*³RetainedUBCBAR_0H'FFFC0400InitializedRetainedRetainedRetainedBAR_0H'FFFC0404InitializedRetainedRetainedRetainedBDR_0H'FFFC0408InitializedRetainedRetainedRetainedBDR_0H'FFFC040CInitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetained		PGIORH	H'FFFE3B04	Initialized	Retained	* ³	Retained
PGCRH2 H'FFFE3B0A Initialized Retained *³ Retained PGCRL2 H'FFFE3B0C Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained Retained BAMR_0 H'FFFC0404 Initialized Retained Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC040C Initialized Retained Retained Retained BAR_1 H'FFFC0410 Initialized Retained Retained Retained		PGIORL	H'FFFE3B06	Initialized	Retained	* ³	Retained
PGCRL2 H'FFFE3B0C Initialized Retained *³ Retained PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained Retained BAMR_0 H'FFFC0404 Initialized Retained Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC040C Initialized Retained Retained Retained BDMR_1 H'FFFC0410 Initialized Retained Retained Retained BAR_1 H'FFFC0410 Initialized Retained Retained Retained		PGCRH2	H'FFFE3B0A	Initialized	Retained	* ³	Retained
PGCRL1 H'FFFE3B0E Initialized Retained *³ Retained UBC BAR_0 H'FFFC0400 Initialized Retained Retained Retained BAMR_0 H'FFFC0404 Initialized Retained Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC040C Initialized Retained Retained Retained BAR_1 H'FFFC0410 Initialized Retained Retained Retained		PGCRL2	H'FFFE3B0C	Initialized	Retained	* ³	Retained
UBC BAR_0 H'FFFC0400 Initialized Retained Retained Retained BAMR_0 H'FFFC0404 Initialized Retained Retained Retained BDR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC0408 Initialized Retained Retained Retained BDMR_0 H'FFFC040C Initialized Retained Retained Retained BAR_1 H'FFFC0410 Initialized Retained Retained Retained		PGCRL1	H'FFFE3B0E	Initialized	Retained	* ³	Retained
BAMR_0H'FFFC0404InitializedRetainedRetainedRetainedBDR_0H'FFFC0408InitializedRetainedRetainedRetainedBDMR_0H'FFFC040CInitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetained	UBC	BAR_0	H'FFFC0400	Initialized	Retained	Retained	Retained
BDR_0H'FFFC0408InitializedRetainedRetainedRetainedBDMR_0H'FFFC040CInitializedRetainedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedRetained		BAMR_0	H'FFFC0404	Initialized	Retained	Retained	Retained
BDMR_0H'FFFC040CInitializedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetainedBAR_1H'FFFC0410InitializedRetainedRetained		BDR_0	H'FFFC0408	Initialized	Retained	Retained	Retained
BAR_1 H'FFFC0410 Initialized Retained Retained Retained		BDMR_0	H'FFFC040C	Initialized	Retained	Retained	Retained
		BAR_1	H'FFFC0410	Initialized	Retained	Retained	Retained
BAMR_1 H'FFFC0414 Initialized Retained Retained Retained		BAMR_1	H'FFFC0414	Initialized	Retained	Retained	Retained
BDR_1 H'FFFC0418 Initialized Retained Retained Retained		BDR_1	H'FFFC0418	Initialized	Retained	Retained	Retained
BDMR_1 H'FFFC041C Initialized Retained Retained Retained		BDMR_1	H'FFFC041C	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Address	Power-on Reset	Software Standby	Module Standby	Sleep
UBC	BBR_0	H'FFFC04A0	Initialized	Retained	Retained	Retained
	BBR_1	H'FFFC04B0	Initialized	Retained	Retained	Retained
	BRCR	H'FFFC04C0	Initialized	Retained	Retained	Retained
H-UDI	SDIR	H'FFFE2000	Retained	Retained	Retained	Retained

Notes: 1. There are bits that will not be initialized.

- 2. No initialization occurs if a WDT-based power-on reset is used.
- 3. This module provides no module standby function.
- 4. This is not a reset based on the power-on reset pin, but it is initialization performed by applying the PHY power supply.

Section 29 Electrical Characteristics

29.1 **Absolute Maximum Ratings**

Table 29.1 lists the absolute maximum ratings.

Table 29.1	Absolute	Maximum	Ratings
-------------------	----------	---------	---------

Item	Symbol	Value	Unit
Power supply voltage (I/O)	VccQ	-0.3 to 4.6	V
Power supply voltage (internal)	Vcc	–0.3 to 1.7	V
PLL power supply voltage	Vcc (PLL)	–0.3 to 1.7	V
Analog power supply voltage at the USB transceiver block (core)	AV33	–0.3 to 4.6	V
Analog power supply voltage at the USB transceiver block (core)	AV12	–0.3 to 1.7	V
Digital power supply voltage at the USB transceiver block (pins)	DV33	–0.3 to 4.6	V
Digital power supply voltage at the USB transceiver block (pins)	DV12	–0.3 to 1.7	V
Digital power supply voltage at the USB transceiver block (core)	UV12	–0.3 to 1.7	V
Input voltage	Vin	–0.3 to VccQ + 0.3	V
Operating temperature	Topr	 –20 to 70 (regular specifications) °C –40 to 85 (wide temperature specifications) 	
Storage temperature	T _{stg}	–55 to 125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.



29.2 Power-on/Power-off Sequence

The sequences for turning on and off power supplies are shown below together with recommended values.



Figure 29.1 Power-on/Power-off Sequence

Table 29.2	Recommended Tim	e for Power-on/l	Power-off Sequence
-------------------	------------------------	------------------	--------------------

Item	Symbol	Min.	Max.	Unit
Time difference in turning on 3.3 V to 1.2 V power supplies	t _{pwu}	0	—	ms
Time difference in turning off 1.2 V to 3.3 V power supplies	t _{pwd}	0	_	ms
State undefined time	tunc	_	100	ms

Note: The table shown above is recommended values, so they represent guidelines rather than strict requirements.

The 3.3-V power supply (V_{cc}Q, AV33, and DV33) should be turned on before the 1.2-V power supply (V_{cc}, V_{cc} (PLL), AV12, DV12, and UV12) is turned on. In addition, the 3.3-V power supply should be turned off after the 1.2-V power supply is turned off. An undefined time appears until the 1.2-V power supply reaches above the minimum voltage and after it has reached below the minimum voltage. During these periods, pin and internal states become undefined. Design the system so that these undefined states do not cause an overall malfunction.

29.3 DC Characteristics

Table 29.3 lists DC characteristics.

Table 29.3 DC Characteristics (1) [Common Items]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $T_a = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

ltem			Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Power sup	ply voltage		VccQ	3.1	3.3	3.5	V	
			Vcc	1.1	1.2	1.3	V	
PLL power supply voltage		Vcc (PLL)	1.1	1.2	1.3	V		
USB power supply voltage		ge	AV33 DV33	3.1	3.3	3.5	V	
		AV12 DV12 UV12	1.1	1.2	1.3	V		
Supply	Normal	VccQ	Icc0	_	50	70	mA	Values measured at maximum power supply voltages $I\phi = 200 \text{ MHz}$ $B\phi = 100 \text{ MHz}$ $P\phi = 50 \text{ MHz}$
current*	operation	DV33	lcc1* ²	_	44	65		
		Vcc Vcc (PLL)	lcc2	—	230	460		
		DV12 UV12	Icc 3 * ²		32	55	_	
		AV33	Icc4* ²		4	5		
		AV12	Icc5* ²		14	16		
	Sleep mode	VccQ	Isleep0		50	70	mA	Values
		DV33	Isleep 1 * ²		44	65		measured at maximum
		Vcc Vcc (PLL)	I _{sleep} 2	—	170	400		power supply voltages
		DV12 UV12	I _{sleep} 3* ²	—	32	55	_	$I\phi = 200 \text{ MHz}$ $B\phi = 100 \text{ MHz}$ $P\phi = 50 \text{ MHz}$
		AV33	I _{sleep} 4* ²	_	4	5		
		AV12	Isleep5*2	_	14	16		



ltem			Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Supply	Software	VccQ	Isstby00		38	45	μA	Ta > 50°C
current*	mode	DV33						Values
		Vcc Vcc (PLL) DV12 UV12	I _{sstby} 01	_	250	280	mA	measured at maximum power supply voltages
		AV33	Isstby02	_	20	40	μ A	
		AV12	Isstby03		2	5		
		VccQ DV33	Isstby 10		35	42	μ A	T₄ ≤ 50°C Values
		Vcc Vcc (PLL) DV12 UV12	Isstby 11		40	80	mA	measured at maximum power supply voltages
		AV33	Isstby 12		20	40	μ A	_
		AV12	Isstby 13	—	2	5		
Input leakage	All input pins (except PB7 to PB0) PB01,PB00		lin			1.0	μA	$\begin{array}{l} V_{\text{in}}=0.5 \text{ to} \\ V_{\text{CC}}Q-0.5 \text{ V} \end{array}$
current			_	_		10	μA	
Three-state leakage current	All input/ou output pins	tput pins,	Isti	—		1.0	μA	$ V_{in} = 0.5 to \\ V_{CC}Q - 0.5 V $
Pin capacitance	All pins		Cin			15	pF	

Notes: 1. Supply current values are the values measured when all of the output pins and pins with the pull-up function are unloaded.

2. In USB operations.

Table 29.3 DC Characteristics (2) [Excluding the Pins Related to I²C and USB]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	EXTAL, CKIO, RES, TCK, TRST, ASEMD, TESTMD, MD_BW, MD_CK1, MD_CK0, NMI, ST1_CLKIN/SSISCK1, ST1_VCO_CLKIN/AUDIO_CLK, ST0_VCO_CLKIN/AUDIO_CLK, ST1_VCO_CLKIN/AUDIO_CLK, ST1_VCO_CLKIN/AUDIO_CLK, ST0_VCO_CLKIN/AUDIO_CLK	ViH	VccQ - 0.3		VccQ + 0.3	V	
	Input pins other than above (excluding PB0 to PB00)		2.1	_	VccQ + 0.3	V	
Input low voltag	e EXTAL, CKIO, RES, TCK, TRST, ASEMD, MD_BW, MD_CK1, MD_CK0, NMI	Vı∟	-0.3	_	0.3	V	
	Input pins other than above (excluding PB0 to PB00)	_	-0.3	_	0.8	V	
Port B input characteristics	PB07, PB06,	Vih	VccQ – 0.5	_	VccQ + 0.3	V	
	PB05/IRQ3, PB04/IRQ2, PB03/IRQ1/DREQ1, PB02/IRQ0	VIL	-0.3		0.5	V	
Output high volt	tage	Vон	2.4	—		V	Іон = –200 μA
Output low volta	age	Vol	_	_	0.4	V	lo∟ = 1.6 mA

Table 29.3 DC Characteristics (3) [Pins Related to I²C*]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	VIH	V cc Q - 0	.5 —	VccQ+	0.3 V	
Input low voltage	VIL	-0.3		0.5	V	
Schmitt trigger input characteristics	$V_{\text{IH}}-V_{\text{IL}}$	Vcc Q × 0.05	_		V	
Output low voltage	Vol		_	VccQ ×	0.2 V	lo∟ = 3.0 mA

Note: * Referring to the PB01/IOIS16/SCL and PB00/WAIT/SDA pins (open-drain pins)

Table 29.3 DC Characteristics (4) [Pins Related to USB*]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Reference resistance	RREF	5.6 – 1%	5.6	5.6 + 1%	kΩ	
Input high voltage (VBUS)	VIH	4.0	—	5.5	V	
Input low voltage (VBUS)	VIL	-0.3	_	1.0	V	
Input high voltage (USB_X1)	VIH	Vcc Q - 0.3	3 —	Vcc Q + 0.3	V	
Input low voltage (USB_X1)	VIL	-0.3		0.3	V	

Note: * Referring to the REFRIN, VBUS, USB_X1, and USB_X2 pins

Table 29.3 DC Characteristics (5) [Pins Related to USB* (Low-Speed/Full-Speed/High-Speed Common Items)]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symb	ol Min.	Тур.	Max.	Unit	Test Conditions
DP pull-up resistance	Rpu	0.900		1.575	kΩ	In idle mode
(when the function is selected)		1.425		3.090	kΩ	In transmit/receive mode
DP/DM pull-down resistance (when the hos selected)	R _{pd} st is	14.25		24.80	kΩ	
Noto: * Deferring to t						

Note: * Referring to the DP and DM pins



Table 29.3 DC Characteristics (6) [Pins Related to USB* (for Low-Speed/Full Speed)]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	VIH	2.0			V	
Input low voltage	VIL			0.8	V	
Differential input sensitivity	VDI	0.2		_	V	(DP) – (DM)
Differential common mode range	V _{см}	0.8		2.5	V	
Output high voltage	Vон	2.8		_	V	I _{OH} = -200 μA
Output low voltage	VIH			0.3	V	I _{oL} = 2.0 mA
Single-ended receiver threshold voltage	Vse	0.8		2.0	V	
Output signal crossover voltage range	Vors	1.3		2.0	V	$C_L = 50 \text{ pF}$

Note: * Referring to the DP and DM pins

Table 29.3 DC Characteristics (7) [Pins Related to USB* (for High Speed)]

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Squelch-detected threshold voltage (differential voltage)	VHSSQ	100	_	150	mV	
Common mode voltage range	VHSCM	-50	_	500	mV	
Idle state	VHSOI	-10.0		10.0	mV	
Output high voltage	Vнзон	360		440	mV	
Output low voltage	VHSOL	-10.0		10.0	mV	
Chirp J output voltage (differential)	VCHIRPJ	700	_	1100	mV	
Chirp K output voltage (differential)	VCHIRPK	-900		-500	mV	

Note: * Referring to the DP and DM pins



Table 29.4 Permissible Output Currents

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item		Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	Pins related to $IC^{2}*$	lol	_		10	mA
	Output pins other than above	_			2	mA
Permissible output lo	ow current (total)	Σ Ιοι	_	_	60	mA
Permissible output h	igh current (per pin)	-І он	_	_	2	mA
Permissible output h	igh current (total)	Σ -Іон	—	—	60	mA

Note: * When use the PB01/IOIS16/SCL and PB00/WAIT/SDA pins as SCL and SDA. Caution: To protect the LSI's reliability, do not exceed the output current values in table 29.4.

29.4 AC Characteristics

Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed.

Table 29.5 Maximum Operating Frequency

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item		Symbol	Min.	Тур.	Max.	Unit	Remarks
Operating frequency	CPU (Iø)	f	60	_	200	MHz	
	Internal bus, external bus (Bø)	—	60	_	100	MHz	
	Peripheral module (Pø)		10		50	MHz	

29.4.1 Clock Timing

Table 29.6 Clock Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
EXTAL clock input frequency	f _{EX}	15	25	MHz	29.2
EXTAL clock input cycle time	t _{EXcyc}	40	66.6	ns	
AUDIO_CLK clock input frequency	f _{EX}	10	40	MHz	
AUDIO_CLK clock input cycle time	t _{EXcyc}	25	100	ns	
USB_X1 clock input frequency	f _{EX}	48	48	MHz	
EXTAL/AUDIO_CLK clock input low-level pulse width	texl	0.4	0.6	$\mathbf{t}_{_{EXcyc}}$	



Item	Symbol	Min.	Max.	Unit	Figure
EXTAL/AUDIO_CLK clock input high-level pulse width	t exh	0.4	0.6	$\mathbf{t}_{_{EXcyc}}$	29.2
EXTAL/AUDIO_CLK clock input rise time	t _{EXr}		4	ns	-
EXTAL/SSI_CLK clock input fall time	t _{EXf}		4	ns	-
CKIO clock input frequency	fск	60	100	MHz	29.3
CKIO clock input cycle time	t _{CKIcyc}	10	16.6	ns	-
CKIO clock input low-level pulse width	t cki∟	0.3	0.7	t _{CKlcyc}	-
CKIO clock input high-level pulse width	t ckih	0.3	0.7	t _{CKIcyc}	-
CKIO clock input rise time	t cĸır		2	ns	-
CKIO clock input fall time	t ckif		2	ns	-
CKIO clock output frequency	fop	60	100	MHz	29.4
CKIO clock output cycle time	t _{cyc}	10	16.6	ns	-
CKIO clock output low-level pulse width	t ckol	2		ns	-
CKIO clock output high-level pulse width	t скон	2		ns	-
CKIO clock output rise time	t ckor		3	ns	29.4
CKIO clock output fall time	t скоғ		3	ns	-
Power-on oscillation settling time	tosc1	10		ms	29.5
Oscillation settling time on return from standby 1	tosc2	10	_	ms	29.6
Oscillation settling time on return from standby 2	tosc3	10	_	ms	29.7







Figure 29.3 CKIO Clock Input Timing



Figure 29.4 CKIO Clock Output Timing



Figure 29.5 Power-On Oscillation Settling Time



Figure 29.6 Oscillation Settling Time on Return from Standby (Return by Reset)



Figure 29.7 Oscillation Settling Time on Return from Standby (Return by NMI or IRQ)

29.4.2 Control Signal Timing

Table 29.7 Control Signal Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

		Βφ =	66.67 MHz		
Item	Symbol	Min.	Max.	Unit	Figure
RES pulse width	tresw	20* ¹	—	t _{cyc} * ³	29.8
NMI pulse width	t NMIW	20* ²	_	t _{cyc} * ³	29.9
IRQ pulse width	t IRQW	20* ²	_	t _{cyc} * ³	_

Notes: 1. In standby mode or when the clock multiplication ratio is changed, $t_{RESW} = t_{OSC2}$ (10 ms).

2. In standby mode, tNMIW/tIROW = tosc3 (10 ms).

3. t_{bcyc} indicates the external bus clock (B ϕ) cycle.



Figure 29.8 Reset Input Timing



Figure 29.9 Interrupt Signal Input Timing

29.4.3 Bus Timing

Table 29.8 Bus Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

ltem		Symbol	Min.	Max.	Unit	Figure
Address delay time 1	A25 to A17, A0	tad1	1	10.3	ns	29.10 to 29.36
	A16 to A1		1	8.3	ns	_
Address setup time	!	tas	0	_	ns	29.10 to 29.13
Address hold time		t _{AH}	0		ns	29.10 to 29.13
BS delay time		t BSD	_	8.3	ns	29.10 to 29.29, 29.33 to 29.36
CS delay time 1		t _{CSD1}	1	8.3	ns	29.10 to 29.36
Read/write delay tir	me 1	t _{RWD1}	1	8.3	ns	29.10 to 29.36
Read strobe delay	time	t RSD	1/2tbcyc	1/2t _{bcyc} + 8.3	ns	29.10 to 29.15, 29.33, 29.34
Read data setup tin	ne 1	t _{RDS1}	1/2t _{bcyc} + 10		ns	29.10 to 29.13, 29.14, 29.15, 29.33 to 29.36
Read data setup tin	ne 2	trds2	4.3	—	ns	29.16 to 29.19, 29.24 to 29.26
Read data hold time	e 1	trdh1	0	_	ns	29.10 to 29.13, 29.33 to 29.36
Read data hold time	e 2	trdh2	2	_	ns	29.16 to 29.19, 29.24 to 29.26
Write enable delay	time 1	twed1	1/2tbcyc	1/2t _{bcyc} + 8.3	ns	29.10 to 29.13, 29.33, 29.34
Write enable delay	time 2	twed2		8.3	ns	29.15

Item	Symbol	Min.	Max.	Unit	Figure
Write data delay time 1	twdd1	—	10	ns	29.10 to 29.15, 29.33 to 29.36
Write data delay time 2	twdd2	_	8.3	ns	29.20 to 29.23, 29.27 to 29.29
Write data hold time 1	twdh1	1	_	ns	29.10 to 29.15, 29.33 to 29.36
Write data hold time 2	twdh2	1	—	ns	29.20 to 29.23, 29.27 to 29.29
Write data hold time 4	twdh4	0	—	ns	29.10, 29.33, 29.35
WAIT setup time	twis	1/2tbcyc + 12	—	ns	29.11 to 29.15, 29.34, 29.36
WAIT hold time	twтн	1/2t _{bcyc} + 5	—	ns	29.11 to 29.15, 29.34, 29.36
IOIS16 setup time	t _{IO16S}	1/2tbcyc + 12		ns	29.36
IOIS16 hold time	t _{IO16H}	1/2t _{bcyc} + 5	_	ns	29.36
RAS delay time 1	trasd1	1	8.3	ns	29.16 to 29.32
CAS delay time 1	tcasd1	1	8.3	ns	29.16 to 29.32
DQM delay time 1		1	8.3	ns	29.16 to 29.29
CKE delay time 1	tcked1	1	8.3	ns	29.31
DACK, TEND delay time	t dacd		Refer to DMAC module timing.	ns	29.10 to 29.29, 29.33 to 29.36
ICIORD delay time	ticrsd	1/2t _{bcyc}	1/2tbcyc + 8.3	ns	29.35, 29.36
ICIOWR delay time	ticwsd	1/2t _{bcyc}	1/2tbcyc + 8.3	ns	29.35, 29.36

Note: $t_{_{bcyc}}$ indicates the external bus clock (B ϕ) cycle.



Figure 29.10 Basic Bus Timing for Normal Space (No Wait)



Figure 29.11 Basic Bus Timing for Normal Space (One Software Wait Cycle)





Figure 29.12 Basic Bus Timing for Normal Space (One External Wait Cycle)



Figure 29.13 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Enabled (WM Bit = 0), No Idle Cycle)



Figure 29.14 SRAM Bus Cycle with Byte Selection (SW = One Cycle, HW = One Cycle, One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control))



Figure 29.15 SRAM Bus Cycle with Byte Selection (SW = One Cycle, HW = One Cycle, One Asynchronous External Wait Cycle, BAS = 1 (Write Cycle WE Control))



Figure 29.16 Synchronous DRAM Single-Read Bus Cycle (Auto-Precharged, CAS Latency 2, WTRCD = Zero Cycle, WTRP = Zero Cycle)



Figure 29.17 Synchronous DRAM Single-Read Bus Cycle (Auto-Precharged, CAS Latency 2, WTRCD = One Cycle, WTRP = One Cycle)



Figure 29.18 Synchronous DRAM Burst-Read Bus Cycle (Equivalent to Four Read Cycles) (Auto-Precharged, CAS Latency 2, WTRCD = Zero Cycle, WTRP = One Cycle)



Figure 29.19 Synchronous DRAM Burst-Read Bus Cycle (Equivalent to Four Read Cycles) (Auto-Precharged, CAS Latency 2, WTRCD = One Cycle, WTRP = Zero Cycle)






Figure 29.21 Synchronous DRAM Single-Write Bus Cycle (Auto-Precharged, WTRCD = Two Cycles, TRWL = One Cycle)



Figure 29.22 Synchronous DRAM Burst-Write Bus Cycle (Equivalent to Four Write Cycles) (Auto-Precharged, WTRCD = Zero Cycle, TRWL = One Cycle)

Rev. 1.00 Nov. 14, 2007 Page 1200 of 1262 REJ09B0437-0100

RENESAS



Figure 29.23 Synchronous DRAM Burst-Write Bus Cycle (Equivalent to Four Write Cycles) (Auto-Precharged, WTRCD = One Cycle, TRWL = One Cycle)

Rev. 1.00 Nov. 14, 2007 Page 1201 of 1262 REJ09B0437-0100



Figure 29.24 Synchronous DRAM Burst-Read Bus Cycle (Equivalent to Four Read Cycles) (Bank Active Mode: ACT+READ Commands, CAS Latency 2, WTRCD = Zero Cycle)



Figure 29.25 Synchronous DRAM Burst-Read Bus Cycle (Equivalent to Four Read Cycles) (Bank Active Mode: READ Command, Same Row Address, CAS Latency 2, WTRCD = Zero Cycle)



Figure 29.26 Synchronous DRAM Burst-Read Bus Cycle (Equivalent to Four Read Cycles) (Bank Active Mode: PRE+ACT+READ Commands, Different Row Addresses, CAS Latency 2, WTRCD = Zero Cycle)





Figure 29.27 Synchronous DRAM Burst-Write Bus Cycle (Equivalent to Four Write Cycles) (Bank Active Mode: ACT+WRITE Commands, WTRCD = Zero Cycle, TRWL = Zero Cycle)



Figure 29.28 Synchronous DRAM Burst-Write Bus Cycle (Equivalent to Four Write Cycles) (Bank Active Mode: WRITE Command, Same Row Address, WTRCD = Zero Cycle, TRWL = Zero Cycle)



Figure 29.29 Synchronous DRAM Burst-Write Bus Cycle (Equivalent to Four Write Cycles) (Bank Active Mode: PRE+ACT+WRITE Commands, Different Row Addresses, WTRCD = Zero Cycle, TRWL = Zero Cycle)







Figure 29.31 Synchronous DRAM Self-Refreshing Timing (WTRP = One Cycle)



Figure 29.32 Synchronous DRAM Mode Register Write Timing (WTRP = One Cycle)



Figure 29.33 PCMCIA Memory Card Bus Cycle (TED = Zero Cycle, TEH = Zero Cycle, No Wait)





Figure 29.34 PCMCIA Memory Card Bus Cycle (TED = Two Cycles, TEH = One Cycle, Zero Software Wait Cycle, One Hardware Wait Cycle)



Figure 29.35 PCMCIA I/O Card Bus Cycle (TED = Zero Cycle, TEH = Zero Cycle, No Wait)





Figure 29.36 PCMCIA I/O Card Bus Cycle (TED = Two Cycles, TEH = One Cycle, Zero Software Wait Cycle, One Hardware Wait Cycle)

29.4.4 DMAC Module Timing

Table 29.9 DMAC Module Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
DREQ setup time	t dras	10		ns	29.37
DREQ hold time	t drqh	10		-	
DACK, TEND delay time	t dacd	_	10	-	29.38







Figure 29.38 DACK, TEND Output Timing

29.4.5 Watchdog Timer Timing

Table 29.10 shows the timing of the watchdog timer.

Table 29.10 Watchdog Timer Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)



Figure 29.39 Watchdog Timer Timing

29.4.6 SCIF Module Timing

Table 29.11 SCIF Module Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item		Symbol	Min.	Max.	Unit	Figure
Input clock cycle	Clocked synchronous	tscyc	12	_	t _{pcyc}	29.40
	Asynchronous	_	4		t _{pcyc}	29.40
Input clock rise tin	ne	t scĸr	_	1.5	t _{pcyc}	29.40
Input clock fall tim	e	t sckf	_	1.5	t _{pcyc}	29.40
Input clock width		t sckw	0.4	0.6	tscyc	29.40
Transmit data dela (Clocked synchron	ay time nous)	t txd	_	$3\times t_{\text{pcyc}} + 15$	t _{pcyc}	29.41
Receive data setu (Clocked synchron	p time nous)	t RXS	$4 \times t_{\text{pcyc}}$ +15	_	ns	29.41
Receive data hold (Clocked synchror	time nous)	t RXH	100	_	ns	29.41

Note: t_{norm} indicates the peripheral clock (P ϕ) cycle.



Figure 29.40 SCK Input Clock Timing



Figure 29.41 SCIF Input/Output Timing in Clocked Synchronous Mode

29.4.7 IIC3 Module Timing

Table 29.12 I²C Bus Interface 3 Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

		Test	Va	alues		_	
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Figure
SCL input cycle time	tsc∟		$\begin{array}{l} 12 \times t_{pcyc} {}^{*^1} + \\ 600 \end{array}$	_	_	ns	29.42
SCL input high pulse width	tsclh		3 × t _{pcyc} * ¹ + 300	_	_	ns	-
SCL input low pulse width	tscll		$5 imes t_{pcyc} *^1 + 300$	_	_	ns	-
SCL, SDA input rise time	t sr		_	_	300	ns	
SCL, SDA input fall time	t s₁		_	_	300	ns	-
SCL, SDA input spike pulse removal time* ²	tsp		—	_	1, 2	t _{pcyc} *1	-
SDA input bus free time	t BUF		5	_	_	tpcyc*1	-
Start condition input hold time	tstah		3	_	_	tpcyc*1	-
Retransmit start condition input setup time	tstas		3		_	tpcyc*1	-
Stop condition input setup time	tsтos		3	_	_	tpcyc*1	-
Data input setup time	tsdas		$1 \times t_{\text{pcyc}} \ast^{\scriptscriptstyle 1} + 20$	_		ns	-
Data input hold time	t sdah		0	_	_	ns	-
SCL, SDA capacitive load	Cb		0	_	100	pF	-
SCL, SDA output fall time* ³	tsf	VccQ = 3.1 to 3.5 V	_	_	250	ns	-

Notes: 1. t_{pcyc} indicates the peripheral clock (P ϕ) cycle.

2. Depends on the value of NF2CYC.

3. Indicates the I/O buffer characteristics.



Figure 29.42 I²C Bus Interface 3 Input/Output Timing

29.4.8 SSI Module Timing

Table 29.13 SSI Module Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 V,$

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	Figure
Output clock cycle	to	80	_	6400	ns	Output	29.43
Input clock cycle	tı	80		6400	ns	Input	_
Clock high	tнc	32		—	ns	Bidirectional	_
Clock low	t∟c	32		—	ns	-	
Clock rise time	t RC	_	_	20	ns	Output (100 pF)	_
Delay	t dtr	-5	_	25	ns	Transmit	29.44, 29.45
Input setup time	t sr	25			ns	Receive	29.46, 29.47
Input hold time	t htr	5		—	ns	Receive	29.46 to 29.47
AUDIO_CLK input frequency	faudio	10	—	40	MHz		29.48



Figure 29.43 Clock Input/Output Timing







Figure 29.45 SSI Transmit Timing (2)



Figure 29.46 SSI Receive Timing (1)



Figure 29.47 SSI Receive Timing (2)



Figure 29.48 AUDIO_CLK Input Timing



29.4.9 USB Transceiver Timing

Table 29.14 USB Transceiver Timing (for Full Speed)

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Тур.	Max.	Unit	Figure
Rise time	t _{FR}	4		20	ns	29.49
Fall time	t _{FF}	4		20	ns	_
Rise/fall time ratio	tfr/tff	70	_	130	%	_



Figure 29.49 DP/DM Output Timing (for Full Speed)



Figure 29.50 Measurement Circuit (for Full Speed)

Table 29.15 USB Transceiver Timing (for Low Speed)

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symbol	Min.	Тур.	Max.	Unit	Figure
Rise time	tlr	75	_	300	ns	29.51
Fall time	t∟⊧	75	—	300	ns	-
Output driver resistance	tlr/tlf	80	_	125	%	



Figure 29.51 DP/DM Output Timing (for Low Speed)





29.4.10 SDHI Module Timing

Table 29.16 SDHI Module Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item		Symbol	Min.	Max.	Unit	Figure
SDHICLK clock cycle	(P ϕ > 33.3 MHz)	t sdpp	4	_	t _{pcyc}	29.53
	$(P\varphi \leq 33.3 \text{ MHz})$	_	2	_		
SDHICLK clock high wi	dth	t sdwh	0.4	_	t _{sdpp}	_
SDHICLK clock low width		tsdwL	0.4	_	$t_{_{SDPP}}$	_
SDHICMD, SDHID3 to SDHID0 output data delay (data transfer mode)		t SDODLY	_	14	ns	_
SDHICMD, SDHID3 to SDHID0 input data setup time		t sdisu	12		ns	_
SDHICMD, SDHID3 to	SDHID0 input data hold	t sdih	12		ns	

Note: t_{pcyc} is a cycle of peripheral clock (P ϕ).





29.4.11 I/O Port Timing

Table 29.17 I/O Port Timing

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
Output data delay time	t PORTD	_	100	ns	29.55
Input data setup time	t ports	100		_	
Input data hold time	t PORTH	100	_	-	



Figure 29.54 I/O Port Timing



29.4.12 HIF Module Signal Timing

Table 29.18 HIF Module Signal Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C}$ (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
Read bus cycle time	t _{HIFCYCR}	5.0	_	t _{pcyc}	29.55
Write bus cycle time	t _{HIFCYCW}	5.0		t _{pcyc}	
Read low width (in reading)	t _{HIFWRL}	3.0	_	t _{pcyc}	-
Write low width (in writing)	t _{HIFWWL}	3.0	_	t _{pcyc}	-
Read/write high width	t _{HIFWRWH}	2.0	_	t _{pcyc}	-
Read data delay time	t _{HIFRDD}	_	$2 \times t_{_{pcyc}}$ + 16	ns	-
Read data hold time	t _{HIFRDH}	0	_	ns	-
Write data setup time	t _{HIFWDS}	t _{pcyc} + 10	_	ns	-
Write data hold time	t _{HIFWDH}	10	_	ns	_
HIFINT output delay time	t _{HIFITD}		20	ns	29.56
HIFRDY output delay time	t _{HIFRYD}		20	t _{pcyc}	29.57
HIFDREQ output delay time	t _{hifdqd}		20	ns	29.56
HIF pin enable delay time	t _{HIFEBD}		20	ns	29.57
HIF pin disable delay time	t _{HIFDBD}		20	ns	29.57

Notes: 1. t_{prove} indicates the peripheral clock (P ϕ) cycle.

2. The t_{HIFWRL} period is specified as the overlap between the LOW period of the HIFCS signal and the LOW period of the HIFRD signal.

3. The t_{HIFWWL} period is specified as the overlap between the LOW period of the HIFCS signal and the LOW period of the HIFWR signal.

4. The t_{HIFWRWH} (min) is equal to $2 \times t_{\text{pcyc}} + 5$ ns when writing into the HIF index register (HIFIDX) is followed by reading from the registers REG5 to REG0.



Figure 29.55 HIF Access Timing



Figure 29.56 HIFINT/HIFDREQ Timing





Figure 29.57 HIFRDY/HIF Pin Enable/Disable Timing

29.4.13 EtherC Module Signal Timing

Table 29.19 EtherC Module Signal Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
TX-CLK cycle time	t _{rcyc}	40	_	ns	—
TX-EN output delay time	t _{TENd}	1	20	ns	29.58
MII_TXD[3:0] output delay time	t _{MTDd}	1	20	ns	
CRS setup time	t _{crss}	10		ns	
CRS hold time	t _{cRSh}	10		ns	
COL setup time	t _{cols}	10		ns	29.59
COL hold time	t _{colh}	10	—	ns	
RX-CLK cycle time	t _{Rcyc}	40	_	ns	
RX-DV setup time	t _{RDVs}	10		ns	29.60
RX-DV hold time	t _{RDVh}	10		ns	
MII_RXD[3:0] setup time	t _{MRDs}	10	_	ns	
MII_RXD[3:0] hold time	t _{MRDh}	10		ns	
RX-ER setup time	t _{rens}	10	—	ns	29.61
RX-ER hold time	t _{ren}	10	_	ns	
MDIO setup time	t _{MDIOs}	10	_	ns	29.62
MDIO hold time	t _{MDIOh}	10	—	ns	
MDIO output data hold time*	t _{MDIOdh}	5	18	ns	29.63
WOL output delay time	t _{wold}	1	20	ns	29.64
EXOUT output delay time	t _{exoutd}	1	20	ns	29.65

Note: * Operate the internal register (PIR) in PHY block to meet the requirement of this specification.





Figure 29.58 MII Transmit Timing (during Normal Operation)



Figure 29.59 MII Transmit Timing (in the Event of a Collision)



Figure 29.60 MII Receive Timing (during Normal Operation)



Figure 29.61 MII Receive Timing (in the Event of a Collision)



Figure 29.62 MDIO Input Timing



Figure 29.63 MDIO Output Timing



Figure 29.64 WOL Output Timing



Figure 29.65 EXOUT Output Timing
29.4.14 H-UDI Related Pin Timing

Table 29.20 H-UDI Related Pin Timing

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
TCK cycle time	t TCKcyc	50*	_	ns	29.66
TCK high pulse width	tтскн	0.4	0.6	t _{TCKcyc}	-
TCK low pulse width	t TCKL	0.4	0.6	t _{TCKcyc}	-
TDI setup time	t _{TDIS}	10		ns	29.67
TDI hold time	tтын	10		ns	-
TMS setup time	t _{TMSS}	10	_	ns	-
TMS hold time	tтмsн	10		ns	_
TDO delay time	tidod		16	ns	-

Note: * This should be greater than the cycle time for the peripheral clock ($P\phi$).



Figure 29.66 TCK Input Timing



Figure 29.67 H-UDI Data Transfer Timing

29.4.15 STIF Module Signal Timing (1)

Table 29.21 STIF Module Signal Timing (1)

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70° C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item		Symbol	Min.	Max.	Unit	Figure
STn_CLKIN clock input	Parallel mode	t _{st_ckin_cyc}	2	24	t _{bcyc} *	29.68
cycle	Serial mode	-	1.25	24	-	
STn_CLKIN clock input	Parallel mode	t _{st_ckin_H}	0.4	0.6	$t_{\rm st_ckin_cyc}$	
high pulse width	Serial mode	_	0.4	0.6	-	
STn_CLKIN clock input	Parallel mode	t _{st_ckin_l}	0.4	0.6	$t_{\rm ST_CKIN_CYC}$	
low pulse width	Serial mode	-	04	0.6	-	
STn_CLKIN clock input	Parallel mode	t _{st_ckin_r}		2.75	ns	
rise time	Serial mode	_	_	1.75	-	
STn_CLKIN clock input	Parallel mode	t _{st_ckin_f}	_	2.75	ns	
tall time	Serial mode	-		1.75	_	

Note: * t_{bcyc} indicates the external bus clock (B ϕ) cycle.



Figure 29.68 STIF Module Signal Timing (1)

29.4.16 STIF Module Signal Timing (2)

Table 29.22 STIF Module Signal Timing (2)

Conditions: $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V,

 $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V,

Ta = -20 to 70°C (regular specifications),

-40 to 85°C (wide temperature specifications)

Item		Symbol	Min.	Max.	Unit	Figure
ST_CLKOUT clock	Parallel mode	t _{st_скоит_сус}	2	24	t _{bcyc} *	29.69
output cycle	Serial mode	_	1	24	_	
ST_CLKOUT clock	Parallel mode	t _{st_скоит_н}	6.75		ns	
output high pulse width	Serial mode	_	3		_	
ST_CLKOUT clock output low pulse width	Parallel mode	t _{st_ckout_l}	6.75		ns	-
	Serial mode	-	3		_	
ST_CLKOUT clock	Parallel mode	t _{st_скоит_r}		2.75	ns	-
output rise time	Serial mode	_		2.75	_	
ST_CLKOUT clock	Parallel mode	t _{st_скоит_f}		2.75	ns	
output fall time	Serial mode	-	_	2.75	-	

Note: * t_{beve} indicates the external bus clock (B ϕ) cycle.



Figure 29.69 STIF Module Signal Timing (2)

STIF Module Signal Timing (3) 29.4.17 (With Stream Input/Output Set Synchronized with STn_CLKIN Rise Time)

Table 29.23 STIF Module Signal Timing (3)

 $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, Conditions: AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V, Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
STn_SYC output delay time 1	t _{STSD1}	_	11	ns	29.70
STn_VLD output delay time 1	t _{STVD1}	_	11	ns	-
STn_REQ output delay time 1	t _{STRD1}	_	11	ns	-
STn_Dm output delay time 1	t _{STDD1}	_	11	ns	-
STn_SYC input setup time 1	t _{stss1}	4	_	ns	-
STn_SYC input hold time 1	t _{stsh1}	6	_	ns	-
STn_VLD input setup time 1	t _{stvs1}	4		ns	
STn_VLD input hold time 1	t _{stvH1}	6	_	ns	-
STn_REQ input setup time 1	T _{STRS1}	4	_	ns	-
STn_REQ input hold time 1	T _{STRH1}	6		ns	
STn_Dm input setup time 1	t _{STDS1}	4	_	ns	
STn_Dm input hold time 1	t _{stdH1}	6	_	ns	





Figure 29.70 STIF Module Signal Timing (3)

STIF Module Signal Timing (4) 29.4.18 (With Stream Input/Output Set Synchronized with STn_CLKIN Fall Time)

Table 29.24 STIF Module Signal Timing (4)

 $V_{cc} = V_{cc}$ (PLL) = DV12 = UV12 = 1.1 to 1.3 V, $V_{cc}Q = DV33 = 3.1$ to 3.5 V, Conditions: AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss}$ (PLL) = DG12 = UG12 = $V_{ss}Q$ = DG33 = AG12 = AG33 = 0 V, Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
STn_SYC output delay time 2	t _{STSD2}	_	11	ns	29.71
STn_VLD output delay time 2	t _{STVD2}	_	11	ns	
STn_REQ output delay time 2	t _{STRD2}	_	11	ns	
STn_Dm output delay time 2	t _{stdd2}	_	11	ns	
STn_SYC input setup time 2	t _{stss2}	4	_	ns	
STn_SYC input hold time 2	t _{STSH2}	6		ns	
STn_VLD input setup time 2	t _{stvs2}	4	_	ns	
STn_VLD input hold time 2	t _{stvh2}	6	_	ns	
STn_REQ input setup time 2	t _{STRS2}	4	_	ns	
STn_REQ input hold time 2	t _{STRH2}	6		ns	
STn_Dm input setup time 2	t _{STDS2}	4	_	ns	
STn_Dm input hold time 2	t _{STDH2}	6	_	ns	





Figure 29.71 STIF Module Signal Timing (4)

29.4.19 STIF Module Signal Timing (5) (With Stream Output Set Synchronized with STn_CLKOUT Rise Time)

Table 29.25 STIF Module Signal Timing (5)

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
STn_SYC output delay time 5	t _{STSD5}	_	5	ns	29.72
STn_VLD output delay time 5	t _{STVD5}	_	5	ns	-
STn_Dm output delay time 5	t _{STDD5}	_	5	ns	-
STn_REQ input setup time 5	t _{STRS5}	9.5		ns	-
STn_REQ input hold time 5	t _{STRH5}	9.5		ns	-



Figure 29.72 STIF Module Signal Timing (5)

29.4.20 STIF Module Signal Timing (6)

(With Stream Output Set Synchronized with STn_CLKOUT Fall Time)

Table 29.26 STIF Module Signal Timing (6)

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ Ta = -20 to 70°C (regular specifications), -40 to 85°C (wide temperature specifications)

Item	Symbol	Min.	Max.	Unit	Figure
STn_SYC output delay time 6	t _{stsd6}	_	5	ns	29.73
STn_VLD output delay time 6	t _{stvd6}	_	5	ns	-
STn_Dm output delay time 6	t _{STDD6}	_	5	ns	_
STn_REQ input setup time 6	t _{STRS6}	9.5	_	ns	-
STn_REQ input hold time 6	t _{strh6}	9.5		ns	-



Figure 29.73 STIF Module Signal Timing (6)

29.4.21 STIF Module Signal Timing (7)

Table 29.27 STIF Module Signal Timing (7)

Conditions: $V_{cc} = V_{cc} (PLL) = DV12 = UV12 = 1.1 \text{ to } 1.3 \text{ V}, V_{cc}Q = DV33 = 3.1 \text{ to } 3.5 \text{ V},$ AV12 = 1.1 to 1.3 V, AV33 = 3.1 to 3.5 V, $V_{ss} = V_{ss} (PLL) = DG12 = UG12 = V_{ss}Q = DG33 = AG12 = AG33 = 0 \text{ V},$ $Ta = -20 \text{ to } 70^{\circ}\text{C} \text{ (regular specifications)},$ $-40 \text{ to } 85^{\circ}\text{C} \text{ (wide temperature specifications)}$

Item	Symbol	Min.	Max.	Unit	Figure
STn_PWM output delay time	t _{stpwd}		15	ns	29.74



Figure 29.74 STIF Module Signal Timing (7)



29.4.22 AC Characteristics Measurement Conditions

- Input/output signal reference levels: $V_{cc}Q/2$ ($V_{cc}Q = 3.1$ to 3.5 V, $V_{cc} = 1.1$ to 1.3 V)
- Input pulse level: V_{ss}Q to 3.0 V (where EXTAL, CKIO, ST1_CLKIN/SSISCK1, ST0_CLKIN/SSISCK0, ST1_VCO_CLKIN/AUDIO_CLK, ST0_VCO_CLKIN, RES, TRES, ASEMD, TESTMD, MD_BW, MD_CK1, MD_CK0, NMI, and PB07 to PB00 are within V_{ss}Q to V_{cc}Q)
- Input rise and fall times: 1 ns



Figure 29.75 Output Load Circuit

Appendix

Pin States A.

Pin Funct	ion	Pin State				
Туре	Pin Name	Reset State		Power-Do	wn State	
		Power-On Reset (Non-HIF Boot Mode)	Power-On Reset (HIF Boot Mode)	Software Standby	Sleep	H-UDI Module Standby
Clock	EXTAL	EX/OS*1	EX/OS*1	XZ	EX/OS*1	EX/OS*1
	XTAL	0/0S*1	O/OS*1	XZ	0/0S*1	0/0S*1
	CKIO	I/O/Z* ^{1*2}	I/O/Z* ^{1*2}	Z	I/O/Z* ^{1*2}	I/O/Z* ^{1*2}
System	RES	I		I	I	I
control	WDTOVF	Н	Н	0	0	0
Operating	TESTMD	I	I	I	I	I
mode	MD_BW	I	1	I	I	Ι
control	MD_CK1	I	I	I	I	Ι
	MD_CK0	I	I	I	I	Ι
Interrupt	NMI	I	I	I	I	Ι
	IRQ[7:0]	_	_	I	I	I
Address bus	A[25:17]	_	_	Z* ⁴	0	0
	A[16:0]	0	0	Z*4	0	0
Data bus	D[31:0]	Z	Z	Z	I/O	I/O
Bus control	WAIT	_	_	I	I	I
	IOIS16	_	_	I	I	Ι
	CKE	Z	Z	Z*⁵	0	0
	CAS RAS	Z	Z	Z*⁵	0	0
	WE0/DQMLL	Z	Z	Z * ⁴	0	0
	WE1/DQMLU/WE	Z	Z	Z * ⁴	0	0
	WE2/DQMUL/ ICIORD	Z	Z	Z* ⁴	0	0

Rev. 1.00 Nov. 14, 2007 Page 1247 of 1262 RENESAS

REJ09B0437-0100

Pin Function		Pin State				
Туре	Pin Name	Reset State		Power-Do	own State	
		Power-On Reset (Non-HIF Boot Mode)	Power-On Reset (HIF Boot Mode)	Software Standby	Sleep	H-UDI Module Standby
Bus control	WE3/DQMUU/ ICIOWR	Z	Z	Z * ⁴	0	0
	RD	Н	Н	Z* ⁴	0	0
	RDWR	Z	Z	Z*4	0	0
	CS0	Н	Н	Z*4	0	0
	CE2B CE2A	_	—	Z * ⁴	0	0
	CS6/CE1B CS5/CE1A	_	_	Z*4	0	0
	CS4	_	_	Z*4	0	0
	CS3	Z	Z	Z*4	0	0
	BS	_	_	Z*4	0	0
Ether	MII_RXD[3:0]	_	_	I/Z*3	I	I
	MII_TXD[3:0]	_	_	O/Z*3	0	0
	RX_DV	_	_	I/Z*3	I	I
	RX_ER	_	_	I/Z*3	I	I
	RX_CLK	—	_	I/Z* ³	I	I
	TX_ER	—	_	O/Z*3	0	0
	TX_EN	—	_	O/Z*3	0	0
	TX_CLK	—	_	I/Z* ³	I	I
	COL	—	_	I/Z*3	I	
	CRS	—	_	I/Z*3	I	I
	MDIO	—	_	I/O/Z*3	I/O	I/O
	MDC	—	_	0/Z*3	0	0
	LNKSTA	—	_	I/Z*3	I	I
	EXOUT	_	_	O/Z*3	0	0
	WOL	—	_	O/Z*3	0	0
USB	DP	I/O	I/O	I/O	I/O	I/O
	DM	I/O	I/O	I/O	I/O	I/O
	VBUS	I	I	I	I	I

Rev. 1.00 Nov. 14, 2007 Page 1248 of 1262

Pin Func	tion	Pin State				
Туре	Pin Name	Reset State		Power-Do	wn State	
		Power-On Reset (Non-HIF Boot Mode)	Power-On Reset (HIF Boot Mode)	Software Standby	Sleep	H-UDI Module Standby
USB	USB_X1	I	I	I	I	I
	USB_X2	0	0	0	0	0
STIF	ST_CLKOUT	Z	Z	O/Z*3	0	0
	ST[1:0]_CLKIN	Z	Z	I/Z* ³	I	I
	ST[1:0]_VCO_CLKIN	Z	Z	I/Z* ³	I	I
	ST[1:0]_PWM	_	_	O/Z*3	0	0
	ST[1:0]_SYC		_	I/O/Z*3	I/O	I/O
	ST[1:0]_VLD		_	Z	I/O	I/O
STIF	ST[1:0]_REQ		_	Z	I/O	I/O
	ST[1:0]_D[7:0]		_	Z	I/O	I/O
Host-I/F	HIFEBL		Z	I/Z* ³	l	I
	HIFRDY		L	O/Z*3	0	O* ⁶
	HIFDREQ		Z	O/Z*3	0	O* ⁶
	HIFINT		Z	O/Z*3	0	O* ⁶
	HIFRD		Z	I/Z* ³	l	1 * ⁶
	HIFWR		Z	I/Z* ³	I	1 * ⁶
	HIFRS		Z	I/Z* ³	l	1 * ⁶
	HIFCS		Z	I/Z* ³	l	1 * ⁶
	HIFD[15:0]		Z	I/O/Z*3	I/O	I/O* ⁶
IIC	SCL	_	_	Z	I/O	I/O
	SDA		_	Z	I/O	I/O
SSI	AUDIO_CLK		_	Ι	l	I
	SSI_SCK[1:0]		_	K/Z* ³	I/O	I/O
	SSI_WS[1:0]		_	K/Z* ³	I/O	I/O
	SSI_DATA[1:0]		_	K/Z* ³	I/O	I/O
SCIF	TxD[2:0]		_	O/Z*3	O/Z	Z
	RxD[2:0]	—	_	K/Z* ³	I	I
	SCK[2:0]	_	—	K/Z* ³	I/O	I
	RTS[2:0]	_	_	K/Z* ³	I/O	Ι

Rev. 1.00 Nov. 14, 2007 Page 1249 of 1262

Pin Function		Pin State	Pin State				
Туре	Pin Name	Reset State		Power-Do	wn State		
		Power-On Reset (Non-HIF Boot Mode)	Power-On Reset (HIF Boot Mode)	Software Standby	Sleep	H-UDI Module Standby	
DMAC	CTS[2:0]	—	_	K/Z* ³	I/O	I/O	
	DACK[1:0]	—	_	Z	0	0	
	DREQ[1:0]	—	_	Z	I	I	
	TEND[1:0]	—	_	Z	0	0	
SDHI	SDCLK	—	_	O/Z*3	0	0	
	SDCMD	—	—	K/Z* ³	I/O	I/O	
	SDCD	—	_	Z	I	I	
	SDWP	—	_	Z	I	I	
	SDDAT[3:0]	—	_	K/Z* ³	I/O	I/O	
H-UDI	TRST	PI	PI	PI	PI	PI	
	ТСК	I	Ι	I	I	I	
	TMS	PI	PI	PI	PI	PI	
	TDI	PI	PI	PI	PI	PI	
	TDO	Z	Z	Z	Z	Z	
	ASEBRK/ASEBRKAK	ζ I	Ι	I	I	I	
	ASEMD	I	Ι	I	I	I	
I/O port	PA[25:17] [25]	I	Ι	K/Z* ³	I/O	I/O	
	[24:17]	Z	Z	K/Z* ³	I/O	I/O	
	PB[07:00] [01:00]	I	Ι	I	I/O	I/O	
	[07:02]	Z	Z	K/Z* ³	I/O	I/O	
	PC[20:00]	Z	Z	K/Z* ³	I/O	I/O	
	PD[07:00]	I	Ι	K/Z* ³	I/O	I/O	
	PE[11:00]	Z	Z	K/Z* ³	I/O	I/O	
	PF[11:00]	Z	Z	K/Z* ³	I/O	I/O	
	PG[23:00]	Z	Z	K/Z* ³	I/O	I/O	

Appendix

[Legend]

- -: This pin function is never selected as the initial state.
- I: Input
- O: Output
- EX: External clock input
- OS: Oscillated by a crystal oscillator
- XZ: Standby state
- H: High-level output
- L: Low-level output
- Z: High-impedance
- K: The pin retains its state.
- PI: Input enabled and pull-up state
- Notes: 1. Depends on clock mode.
 - 2. Depends on the setting of the CKOEN bits (bits 1 and 0) of the FRQCR register.
 - 3. Depends on the settings of the IOR register bits of the general-purpose port and the HIZ bit of the STBCR3 register.
 - 4. Depends on the HIZMEM bit of the CMNCR register.
 - 5. Depends on the HIZCNT bit of the CMNCR register.
 - 6. High impedance when HIFEBL is set to the low level.



Product Lineup B.

		Operating	Chemical composition of	
Type Code	Catalog Code	temperature	solder balls	Package Code
R5S76700B200BG	R5S76700B200BG	-20 to +70°C	Lead-free	PRBG0256GA-A
R5S76710B200BG	R5S76710B200BG	-20 to +70°C	Lead-free	PRBG0240GA-A
R5S76720B200BG	R5S76720B200BG	-20 to +70°C	Lead-free	PRBG0240GA-A
R5S76730B200BG	R5S76730B200BG	-20 to +70°C	Lead-free	PRBG0240GA-A
R5S76700D133BG	R5S76700D133BG	-40 to +85°C	Lead-free	PRBG0240GA-A
R5S76710D133BG	R5S76710D133BG	-40 to +85°C	Lead-free	PRBG0240GA-A
R5S76720D133BG	R5S76720D133BG	-40 to +85°C	Lead-free	PRBG0240GA-A
R5S76730D133BG	R5S76730D133BG	-40 to +85°C	Lead-free	PRBG0240GA-A

C. Package Dimensions



Figure C.1 Package Dimensions

Appendix

Index

Numerics	
16-bit/32-bit displacement	39

A

Absolute address	39
Absolute address accessing	
Absolute Maximum Ratings	1171
AC Characteristics	1181
AC Characteristics Measurement	
Conditions	1248
Access size and data alignment	
Access wait control	229
Accessing MII registers	430
Address array	88, 102
Address array read	102
Address errors	117
Address map	174
Address multiplexing	
Address-array write	
(associative operation)	103
Address-array write	
(non-associative operation)	102
Addressing modes	
Arithmetic operation instructions	59
Auto-refreshing	
Auto-request mode	323

B

Bank active	. 255
Banked register and input	
/output of banks	162
Bit manipulation instructions	70
Bit synchronous circuit	. 870
Branch instructions	64
Break detection and processing	. 985

Break on data access cycle	1076
Break on instruction fetch cycle	1075
Burst mode	
Burst read	
Burst write	
Bus format for SSI module	
Bus state controller (BSC)	
Bus Timing	1187
Bus-released state	73

С

-	
Cache	
Calculating exception handling	
vector table addresses	
Canceling software standby mode	
(WDT)	
Changing the division ratio	
Changing the frequency	357, 369
Changing the multiplication rate	
Clock frequency control circuit	
Clock operating modes	
Clock pulse generator (CPG)	
Clock Timing	1182
Clocked synchronous serial format.	
CMCNT count timing	
Coherency of cache and	
external memory	
Compare match timer (CMT)	
Conditions for determining number	of
idle cycles	
Conflict between byte-write and	
count-up processes of CMCNT	
Conflict between word-write and	
count-up processes of CMCNT	
Conflict between write and	
compare-match processes of CMCN	NT 920

Connection to PHY-LSI	435
Control Signal Timing	1186
CPU	29
Crystal oscillator	345
CSn assert period expansion	231
Cycle steal mode	334

D

Data array	. 88, 103
Data array read	103
Data array write	103
Data format in registers	34
Data formats in memory	34
Data register	1039
Data transfer instructions	55
Data transfer with	
interrupt request signals	166
DC Characteristics	1173
Deep power-down mode	271
Delayed branch instructions	
Denormalized numbers	80
Direct memory access controller	
(DMAC)	293
Displacement accessing	39
Divider 1	345
Divider 2	345
DMA transfer flowchart	322
DMAC Module Timing	1216
DMAC That Works with	
Encryption/Decryption and Forward	
Error Correction Core (A-DMAC)	493
DREQ pin sampling timing	339
Dual address mode	331

E

Effective address calculation	40
Electrical Characteristics	. 1171
Endian	217

Equation for getting SCBRR value	. 945
EtherC Module Signal Timing	1233
EtherC receiver	. 427
EtherC transmitter	. 425
Ethernet controller (EtherC)	. 395
Ethernet controller direct memory	
access controller (E-DMAC)	. 437
Exception handling	. 107
Exception handling state	73
Exception handling vector table	. 111
Exception source generation immediatel	y
after delayed branch instruction	. 127
Exceptions triggered by instructions	. 123
External request mode	. 323

F

Fixed mode	327
Floating-point exceptions	85
Floating-point format	76
Floating-point operation instruction	126
Floating-point operation instructions	67
Floating-point ranges	78
Floating-point registers	81
Floating-point unit (FPU)	75
Flow control	434
Format of double-precision	
floating-point number	76
Format of single-precision	
foating-point number	76
FPU exception handling	86
FPU exception sources	85
FPU-related CPU instructions	69

G

General illegal instructions	124
General registers	29
Global base register (GBR)	31

H

HIF Module Signal Timing	1230
High-performance user debugging	
interface (H-UDI)	1083
Host interface (HIF)	
H-UDI commands	1086
H-UDI interrupt	143, 1090
H-UDI reset	1090
H-UDI-Related Pin Timing	1237

I

I/O Port Timing	1229
I/O ports	1039
I ² C bus format	851
I ² C bus interface 3 (IIC3)	833
IIC3 Module Timing	1220
Immediate data	
Immediate data accessing	
Immediate data format	
Initial values of control registers	
Initial values of general registers	
Initial values of system registers	
Instruction features	
Instruction format	
Instruction set	
Integer division instructions	125
Interrupt controller (INTC)	131
Interrupt exception handling	122
Interrupt exception	
handling vectors and priorities	147
Interrupt priority level	121
Interrupt response time	155
IRQ interrupts	144

J

Jump table base register (TBR) 31

L

Load-store architecture	
Logic operation instructions	
Low-power SDRAM	
LRU	

Μ

Magic packet detection	433
Manual reset	116
Master receive operation	854
Master transmit operation	852
Memory-mapped cache	102
MII frame timing	428
Module standby function	393
Multi-buffer frame transmit	
/receive processing	485
multiplexed pin	987
Multiply and accumulate register	
high (MACH)	
Multiply and accumulate register	
low (MACL)	
Multiply/Multiply-and-accumulate	
operations	

N

NMI interrupt	143
Noise filter	
Non-compressed modes	603
Non-numbers (NaN)	79
Normal space interface	
Note on inputting external clock	359
Note on resonator	
Note on using a PLL	
oscillation circuit	
Note on using an external	
crystal resonator	359

0

On-chip peripheral module interrupts.	145
On-chip peripheral module request	325
On-chip RAM	1093
Operation by IPG setting	434
Operation in asynchronous mode	963
Operation in clocked	
synchronous mode	974
Output Addition Circuit	1248

Р

Package	11
Padding Receive Data	487
Page conflict	1094
PCMCIA interface	277
Pin assignments	13
Pin function controller (PFC)	987
Pin functions	14
PLL circuit	345
Power-down mode	
Power-down modes	375
Power-down state	73
Power-on reset	114
Power-on sequence	
Power-on/Power-off Sequence	1172
Prefetch operation	
(only for operand cache)	
Procedure register (PR)	32
Program counter (PC)	32
Program execution state	73

R

985
476
480
480

Output Addition Circuit 1248	BDR	
-	BEMPENB	
	BEMPSTS	
Р	BRCR	
Package 11	BRDYENB	
Padding Receive Data 487	BRDYSTS	
Page conflict 1094	BUSWAIT	639
PCMCIA interface 277	CCR1	
Pin assignments 13	CCR2	
Pin function controller (PFC) 987	CDCR	
Pin functions 14	CEFCR	
PLL circuit 345	CFIFO	
Power-down mode 266	CFIFOCTR	
Power-down modes 375	CFIFOSEL	
Power-down state 73	CHCR	
Power-on reset 114	CMCNT	
Power-on sequence 267	CMCOR	
Power-on/Power-off Sequence 1172	CMCSR	
Prefetch operation	CMNCR	
(only for operand cache)	CMSTR	
Procedure register (PR)	CnC	
Program counter (PC)	CnD0	
Program execution state 73	CnD1	
	CnD2	514
	CnD3	
R	CnD4	
R Receive data sampling timing and	CnDCA	
receive data sampling timing and	CNDCR	
Paceive descriptor 0 (PD0) 476	CnDSA	
Paceive descriptor 1 (RD1) 470	CnI	
Paceive descriptor 2 (RD2) 480	CnM	
Receive descriptor 2 (RD2)	CS0WCR	
Rev. 1.00 Nov. 14, 2007 Page 1258 of 1262 REJ09B0437-0100	SAS	

Registers

BAR......1066

CS3WCR	187.	197
CS4WCR	·····	189
CS5WCR	192,	201
CS6WCR	194,	201
CSnBCR (n = 0, 3 to 6)		179
D0FBCFG		651
D0FIFO		652
D0FIFOCTR		661
D0FIFOSEL		654
D0FWAIT		757
D1FBCFG		651
D1FIFO		652
D1FIFOCTR		661
D1FIFOSEL		654
D1FWAIT		757
DAR		302
DCPCFG		702
DCPCTR		704
DCPMAXP		703
DEVADDn		754
DMAOR		315
DMARS0 to DMARS3		319
DMATCR		302
DVSTCTR		642
ECMR		400
ECSIPR		405
ECSR		403
EDMR		439
EDOCR		459
EDRRR		442
EDTRR		441
EESIPR		450
EESR		445
FCFTR		462
FDR		457
FPSCR		82
FPUL		83
FRECR		416
FRMNUM		692
FRQCR		354

HIFADR	. 890
HIFBCR	. 891
HIFBICR	. 894
HIFDATA	. 891
HIFDTR	. 893
HIFEICR	. 889
HIFGSR	. 882
HIFIDX	. 880
HIFIICR	. 888
HIFMCR	. 886
HIFSCR	. 883
IBCR	.141
IBMPR	.215
IBNR	. 142
ICCR1	. 836
ICCR2	. 839
ICDRR	. 849
ICDRS	. 849
ICDRT	. 848
ICIER	. 843
ICMR	. 841
ICR0	.137
ICR1	.138
ICSR	. 845
INTENB0	. 665
INTENB1	. 667
INTSTS0	. 677
INTSTS1	. 682
IPGR	.421
IPR01, IPR02, IPR06 to IPR16	. 135
IRQRR	. 139
LCCR	.413
MAFCR	. 420
MAHR	.407
MALR	. 408
MPR	. 423
NF2CYC	. 850
NRDYENB	.671
NRDYSTS	. 689
PACRH1	1005

PACRH2	1005
PADRH	1040
PAIORH	1004
PBCRL1	1009
PBCRL2	1009
PBDRL	1043
PBIORL	1008
PCCRH2	. 1012
PCCRL1	1012
PCCRL2	1012
PCDRH	1046
PCDRL	1046
PCIORH	1011
PCIORL	1011
PDCRL2	. 1019
PDDRL	1050
PDIORL	1018
PECRL1	. 1022
PECRL2	. 1022
PEDRL	1053
PEIORL	1021
PFCRL1	. 1027
PFCRL2	. 1027
PFDRL	1056
PFIORL	1026
PGCRL1	1032
PGCRL2	1032
PGDRL	1059
PGIORL	1031
PIPEBUF	723
PIPECFG	716
PIPEMAXP	726
PIPEnCTR	730
PIPEnTRE	750
PIPEnTRN	752
PIPEPERI	728
PIPESEL	714
PIR	406
PSR	410
RBWAR	460

RDAR	313
RDFAR	461
RDLAR	444
RDMATCR	314
RFCR	419
RFLR	409
RMCR	458
RMFCR	455
RSAR	312
RTCNT	210
RTCOR	211
RTCSR	208
SAR (DMAC)	301
SAR (IIC3)	848
SCBRR	945
SCFCR	952
SCFDR	955
SCFRDR	928
SCFSR	937
SCFTDR	929
SCLSR	959
SCRSR	928
SCSCR	933
SCSMR	930
SCSPTR	956
SCSR	601
SCTSR	929
SDBPR	. 1085
SDCR	205
SDIR	. 1086
SOFCFG	675
SSICR	589
SSIRDR	600
SSISR	595
SSITDR	600
STBCR	377
STBCR2	378
STBCR3	380
STBCR4	382
STCNTCR	552

STCNTVR	553
STCTLR	550
STDBGR	570
STIER	557
STLKCR	567
STMDR	547
STPCR0R	565
STPCR1R	565
STPWMCR	562
STPWMMR	558
STPWMR	564
STSTCOR	566
STSTC1R	566
STSTR	553
SYSCFG	635
SYSCR1	384
SYSCR2	386
SYSCR3	388
SYSSTS	640
TBRAR	461
TDFAR	462
TDLAR	443
TESTMODE	648
TFTR	456
TIER	556
TLFRCR	418
TPAUSER	424
TRIMD 465, 467,	468
TROCR	411
TRSCER	453
TSFRCR	417
UFRMNUM	695
USBADDR	696
USBINDX	700
USBLENG	701
USBREQ	697
USBVAL	699
WRCSR	366
WTCNT	363
WTCSR	364

Registers bank error	
exception handling 11	9, 165
Registers bank errors	119
Registers bank exception	165
Registers banks	3, 161
Relationship between access size	
and number of bursts	247
Relationship between refresh requests	
and bus cycles	265
Reset state	73
Reset state Restoration from bank	73 163
Reset state Restoration from bank Restoration from stack	
Reset state Restoration from bank Restoration from stack RISC-type instruction set	73 163 164 36
Reset state Restoration from bank Restoration from stack RISC-type instruction set Round to nearest	73 163 164 36 84
Reset state Restoration from bank Restoration from stack RISC-type instruction set Round to nearest Rounding	73 163 164 36 84 84

S

Saving to bank	162
Saving to stack	164
SCIF interrupt sources	983
SCIF Module Timing	1218
SD host interface (SDHI)	831
SDHI Module Timing	1227
SDRAM interface	232
Searching cache	96
Self-refreshing	264
Sending a break signal	985
Sequence to write to ACSWR	214
Serial bit clock control	621
Serial communication interface with	
FIFO (SCIF)	923
Serial Sound Interface (SSI)	585
Shift instructions	63
Sign extension of word data	
Single address mode	333
Single read	251
Single write	254
Slave receive operation	859
*	

Т

T bit	37
TAP controller	1087
TDO output timing	1089
Timing to clear an interrupt source	168
Transceiver Timing	1225
Transfer rate	838
Transmit descriptor 0 (TD0)	471
Transmit descriptor 1 (TD1)	474
Transmit descriptor 2 (TD2)	474

Trap instructions	124
Types of exception handling and	
priority order	107

U

Unconditional branch instructions with	
no delay slot	37
USB 2.0 host/function module (USB)	. 623
User break controller (UBC)	1063
User break interrupt	. 143
Using interval timer mode	. 372
Using watchdog timer mode	. 370

\mathbf{V}

Vector base register	(VBR)	31
----------------------	-------	----

W

Wait between access cycles	284
Watchdog timer (WDT)	361
Watchdog Timer Timing	. 1217
Write-back buffer	
(only for operand cache)	99

Renesas 32-Bit RISC Microcomputer Hardware Manual SH7670 Group

Rev.1.00, Nov. 14, 2007
Sales Strategic Planning Div.
Renesas Technology Corp.
Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

RenesasTechnologyCorp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852- 2265-6688, Fax: <852- 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603- 7955-9309, Fax: <603- 7955-9310

http://www.renesas.com

SH7670 Group Hardware Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan