

RD74VT1G245

Bus Transceiver with 3-state Output / Dual Supply Voltage Translator

REJ03D0494-0100 Rev.1.00 Jan. 13, 2005

Description

The RD74VT1G245 has one buffer in a 6 pin package. When DIR is high, data is transferred from the A inputs to the B outputs, and when DIR is low, data is transferred from the B inputs to the A outputs. And this product has two terminals (V_{CCA} , V_{CCB}), V_{CCA} is connected with control input and A bus side V_{CCB} is connected with B bus side. V_{CCA} and V_{CCB} are isolated. The A port is designed to track V_{CCA} , which accepts voltages from 1.2V to 3.6V, and the B port is designed to track V_{CCB} , which operation at 1.2V to 3.6V. Therefore, Bidirectional board voltage conversion is possible. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.

Features

This product function as level shift transceiver that change V_{CCA} input level to V_{CCB} output level, V_{CCB} input level to V_{CCA} output level by providing different supply voltage to V_{CCA} and V_{CCB}.

• Supply voltage range: $V_{CCA} = 1.2 \text{ to } 3.6 \text{ V}$

 $V_{CCB} = 1.2 \text{ to } 3.6 \text{ V}$

Operating temperature range: −40 to +85°C

• Control input $V_{I(max)} = 3.6 \text{ V}$ (@ $V_{CCA} = 0 \text{ to } 3.6 \text{ V}$)

• A bus side input outputs $V_{\text{I/O (max)}} = 3.6 \text{ V}$ (@ $V_{\text{CCA}} = 0 \text{ V}$ or Output off state) • B bus side input outputs $V_{\text{I/O (max)}} = 3.6 \text{ V}$ (@ $V_{\text{CCB}} = 0 \text{ V}$ or Output off state)


· High output current

• Ordering Information

Part Name	Package Type	Package Code	Package	Taping Abbreviation
			Abbreviation	(Quantity)
RD74VT1G245CLE	WCSP-6 pin	TBS-6AV	CL	E (3,000 pcs/reel)



Article Indication




Function Table

Inputs	
DIR	Operation
L	$B \rightarrow A$
Н	$A \rightarrow B$


H: High level

L: Low level

Pin Arrangement



Logic Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CCA}, V_{CCB}	-0.5 to 4.6	V	
Input voltage range *1	Vı	-0.5 to 4.6	V	DIR
Input/output voltage range *1, 2	V _{I/O}	-0.5 to V _{CCA} +0.5	V	A port output: "H" or "L"
		-0.5 to 4.6		A port output: "Z" or V _{CCA} : OFF
		-0.5 to V_{CCB} +0.5		B port output: "H" or "L"
		-0.5 to 4.6		B port output: "Z" or V _{CCB} : OFF
Input clamp current	I _{IK}	-50	mA	V ₁ < 0
Output clamp current	I _{OK}	-50	mA	V _O < 0
		50		V _O > V _{CC} +0.5
Continuous output current	Io	±50	mA	
Continuous output current	I _{CCA} , I _{CCB} , I _{GND}	±100	mA	
V _{CC} or GND				
Package Thermal impedance	θ_{ja}	123	°C/W	
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 4.6 V maximum.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CCA}	1.2 to 3.6	V	
	V _{CCB}	1.2 to 3.6		
Input/Output voltage	Vı	0 to 3.6	V	DIR
	V _{I/O}	0 to 3.6	V	A port output: "H" or "L"
		0 to V _{CCA}		A port output: "Z" or V _{CCA} : OFF
		0 to 3.6		B port output: "H" or "L"
		0 to V _{CCB}		B port output: "Z" or V _{CCB} : OFF
Output current	I _{OHA}	-2	mA	V _{CCA} = 1.2 V
		-4		V _{CCA} = 1.5±0.1 V
		-6		V _{CCA} = 1.8±0.15 V
		-18		V _{CCA} = 2.5±0.2 V
		-24		V _{CCA} = 3.3±0.3 V
	I _{OHB}	-2	mA	V _{CCB} = 1.2 V
		-4		V _{CCB} = 1.5±0.1 V
		-6		V _{CCB} = 1.8±0.15 V
		-18		V _{CCB} = 2.5±0.2 V
		-24		V _{CCB} = 3.3±0.3 V
	I _{OLA}	2	mA	V _{CCA} = 1.2 V
		4		V _{CCA} = 1.5±0.1 V
		6		V _{CCA} = 1.8±0.15 V
		18		V _{CCA} = 2.5±0.2 V
		24		V _{CCA} = 3.3±0.3 V
	I _{OLB}	2	mA	V _{CCB} = 1.2 V
		4		V _{CCB} = 1.5±0.1 V
		6		V _{CCB} = 1.8±0.15 V
		18		V _{CCB} = 2.5±0.2 V
		24		V _{CCB} = 3.3±0.3 V
Input transition rise or fall time	Δt / Δν	10	ns / V	
Operation free-air temperature	Та	-40 to 85	°C	

Electrical Characteristics

 $(Ta = -40 \text{ to } 85^{\circ}C)$

Item	Symbol	V _{CCA} (V)*	V _{CCB} (V)*	Min	Тур	Max	Unit	Test conditions
Input voltage	V_{IHA}	1.2	1.2 to 3.6	V _{CCA} ×0.75		_	V	A port
		1.5±0.1		V _{CCA} ×0.70	_	_	1	Control input
		1.8±0.15		V _{CCA} ×0.65	_		1	
		2.5±0.2		1.6	_		1	
		3.3±0.3		2.0	_		1	
	V_{IHB}	1.2 to 3.6	1.2	V _{CCB} ×0.75	_	_	V	B port
			1.5±0.1	V _{CCB} ×0.70	_		1	
			1.8±0.15	V _{CCB} ×0.65			1	
			2.5±0.2	1.6	_		1	
			3.3±0.3	2.0		_	1	
	V_{ILA}	1.2	1.2 to 3.6		_	V _{CCA} ×0.25	V	A port
		1.5±0.1				V _{CCA} ×0.30	1	Control input
		1.8±0.15				V _{CCA} ×0.35	1	
		2.5±0.2				0.7	1	
		3.3±0.3			_	0.8	Ī	
	V _{ILB}	1.2 to 3.6	1.2		_	V _{CCB} ×0.25	V	B port
			1.5±0.1		_	V _{CCB} ×0.30	1	
			1.8±0.15		_	V _{CCB} ×0.35	Ī	
			2.5±0.2		_	0.7	Ī	
			3.3±0.3		_	0.8	Ī	
Output voltage	V _{OH}	1.2 to 3.6	1.2 to 3.6	V _{CC} -0.2	_	_	V	$I_{OH} = -100 \mu A$
		1.2	1.2	0.9	_	_		$I_{OH} = -2 \text{ mA}$
		1.5±0.1	1.5±0.1	1.1	_	_		$I_{OH} = -4 \text{ mA}$
		1.8±0.15	1.8±0.15	1.25		_	1	$I_{OH} = -6 \text{ mA}$
		2.5±0.2	2.5±0.2	1.7			1	I _{OH} = -18 mA
		3.3±0.3	3.3±0.3	2.2			1	I _{OH} = -24 mA
	V _{OL}	1.2 to 3.6	1.2 to 3.6			0.2	V	I _{OL} = 100 μA
		1.2	1.2		_	0.3		I _{OL} = 2 mA
		1.5±0.1	1.5±0.1		_	0.3		I _{OL} = 4 mA
		1.8±0.15	1.8±0.15		_	0.3		$I_{OL} = 6 \text{ mA}$
		2.5±0.2	2.5±0.2		_	0.6		I _{OL} = 18 mA
		3.3±0.3	3.3±0.3		_	0.55		I _{OL} = 24 mA
Input current	I _{IN}	3.6	3.6	-1.5		1.5	μΑ	$V_{IN} = GND \text{ or } V_{CCA}$
'							ľ	control input
Off state output current	l _{OZ}	3.6	3.6	-1.5		1.5	μΑ	$V_{IN} = V_{IH}$ or V_{IL}
Output leakage current	I _{OFF}	0	0		_	1.5	μΑ	$V_{IN}, V_{OUT} = 0 \text{ to } 3.6 \text{ V}$
Quiescent supply current	I _{CCA}	1.2 to 3.6	1.2 to 3.6	-3.0	_	3.0	μΑ	$I_{O(A \text{ port})} = 0$ $V_{IN} = V_{CCB} \text{ or GND}$
	Іссв	1.2 to 3.6	1.2 to 3.6	-3.0		3.0		$I_{O(B \text{ port})} = 0$ $V_{IN} = V_{CCA} \text{ or GND}$
Increase in ICC per input	ΔI_{CCA}	3.6	3.6		_	250	μΑ	A port or control V _{CCA} =0.6 (1 input)
	ΔI_{CCB}	3.6	3.6	_		250		B port V _{CCB} -0.6 (1 input)
Input capacitance	C _{IN}	3.3	3.3	_	3.5		pF	$V_{IN} = V_{CC}$ or GND
Input/output capacitance	C _{I/O}	3.3	3.3	_	6.0		pF	$V_O = V_{CC}$ or GND
-								

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.



Switching Characteristics

 $V_{CCA} = 3.3 \pm 0.3 \text{ V}$

					Ta = -40 to 85°C									
		From	То	V _{CCB} =		_{СВ} = 0.1 V		_{св=}		_{СВ} = 0.2 V	_	_{св=}		Test
Item	Symbol	_	(output)	Тур	Min	Max	Min	Max	Min	Max	Min	Max	Unit	conditions
Propagation	t _{PLH}	Α	В	9.1	2.0	8.8	1.5	5.8	1.0	4.0	1.0	3.2	ns	C _L = 15pF
delay time	t _{PHL}			9.1	2.0	8.8	1.5	5.8	1.0	4.0	1.0	3.2		$R_L = 2.0k\Omega$
	t _{PLH}	В	Α	4.0	1.0	4.2	1.0	3.8	1.0	3.4	1.0	3.2		
	t _{PHL}			4.0	1.0	4.2	1.0	3.8	1.0	3.4	1.0	3.2		
Output	t _{HZ}	DIR	Α	4.0	1.0	4.5	1.0	4.5	1.0	4.5	1.0	4.5	ns	$C_L = 15pF$
Disable time	t_{LZ}			4.0	1.0	4.5	1.0	4.5	1.0	4.5	1.0	4.5		$R_L = 2.0k\Omega$
	t_{HZ}	DIR	В	11.2	2.0	10.2	1.5	8.0	1.0	6.0	1.0	5.5		
	t_{LZ}			11.2	2.0	10.2	1.5	8.0	1.0	6.0	1.0	5.5		
Output	t _{ZH} *1	DIR	Α	15.2		14.4		11.8	_	9.4		8.7	ns	$C_L = 15pF$
Enable time	t_{ZL}^{*1}			15.2		14.4		11.8		9.4		8.7		$R_L = 2.0k\Omega$
	t_{ZH}^{*1}	DIR	В	13.1		13.3		10.3	_	8.5		7.7		
	t _{ZL} *1			13.1		13.3		10.3	_	8.5		7.7		

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

 $V_{CCA}=2.5{\pm}0.2~V$

					Ta = -40 to 85°C									
		From	То	V _{CCB} = 1.2 V		_{св=} 0.1 V	_	_{св=}).15 V		_{св} = 0.2 V		_{св} = 0.3 V		Test
Item	Symbol	(input)	(output)	Тур	Min	Max	Min	Max	Min	Max	Min	Max	Unit	conditions
Propagation	t _{PLH}	Α	В	9.5	2.0	9.2	1.5	6.0	1.0	4.2	1.0	3.4	ns	$C_L = 15pF$
delay time	t _{PHL}			9.5	2.0	9.2	1.5	6.0	1.0	4.2	1.0	3.4		$R_L = 2.0k\Omega$
	t _{PLH}	В	Α	4.7	1.0	4.8	1.0	4.6	1.0	4.2	1.0	4.0		
	t _{PHL}			4.7	1.0	4.8	1.0	4.6	1.0	4.2	1.0	4.0		
Output	t _{HZ}	DIR	Α	4.2	1.0	4.7	1.0	4.7	1.0	4.7	1.0	4.7	ns	$C_L = 15pF$
Disable time	t_{LZ}			4.2	1.0	4.7	1.0	4.7	1.0	4.7	1.0	4.7		$R_L = 2.0k\Omega$
	t _{HZ}	DIR	В	11.2	2.0	10.6	1.5	8.4	1.0	6.0	1.0	6.0		
	t_{LZ}			11.2	2.0	10.6	1.5	8.4	1.0	6.0	1.0	6.0		
Output	t _{ZH} *1	DIR	Α	15.9	_	15.4	_	13.0	_	10.2	_	10.0	ns	$C_L = 15pF$
Enable time	t _{ZL} *1			15.9	_	15.4		13.0	_	10.2	_	10.0		$R_L = 2.0k\Omega$
	t _{ZH} ^{*1}	DIR	В	13.7	_	13.9		10.7	_	8.9		8.1		
	t_{ZL}^{*1}			13.7	_	13.9		10.7		8.9		8.1		

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

Switching Characteristics (Cont.)

 $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

					Ta = -40 to 85°C									
				V _{CCB} =		CB=		св=		св=	_	CB=		
		From	То	1.2 V	1.5±	0.1 V	1.8±0).15 V	2.5±	0.2 V	3.3±	0.3 V		Test
Item	Symbol	(input)	(output)	Тур	Min	Max	Min	Max	Min	Max	Min	Max	Unit	conditions
Propagation	t _{PLH}	Α	В	9.8	2.0	9.6	1.5	6.5	1.0	4.6	1.0	3.8	ns	$C_L = 15pF$
delay time	t _{PHL}			9.8	2.0	9.6	1.5	6.5	1.0	4.6	1.0	3.8		$R_L = 2.0k\Omega$
	t _{PLH}	В	Α	6.4	1.5	7.2	1.5	6.5	1.5	6.0	1.5	5.8		
	t _{PHL}			6.4	1.5	7.2	1.5	6.5	1.5	6.0	1.5	5.8		
Output	t_{HZ}	DIR	Α	5.5	1.5	7.5	1.5	7.5	1.5	7.5	1.5	7.5	ns	$C_L = 15pF$
Disable time	t_{LZ}			5.5	1.5	7.5	1.5	7.5	1.5	7.5	1.5	7.5		$R_L = 2.0k\Omega$
	t _{HZ}	DIR	В	12.0	2.0	11.5	1.5	9.2	1.0	7.2	1.0	7.0		
	t_{LZ}			12.0	2.0	11.5	1.5	9.2	1.0	7.2	1.0	7.0		
Output	t _{ZH} *1	DIR	Α	18.4	_	18.7	_	15.7		13.2	_	12.8	ns	C _L = 15pF
Enable time	t _{ZL} *1			18.4	_	18.7	_	15.7	_	13.2	_	12.8		$R_L = 2.0k\Omega$
	t _{ZH} *1	DIR	В	15.3	_	17.1	_	14.0	_	12.1	_	11.3		
	t_{ZL}^{*1}			15.3	_	17.1	_	14.0		12.1		11.3		

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

 $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

					Ta = -40 to 85°C									
		From	То	V _{CCB} = 1.2 V		_{св=} 0.1 V		_{св=}).15 V		_{св} = 0.2 V		_{св} = 0.3 V		Test
Item	Symbol	(input)	(output)	Тур	Min	Max	Min	Max	Min	Max	Min	Max	Unit	conditions
Propagation	t _{PLH}	Α	В	10.0	2.0	10.5	1.5	7.2	1.0	4.8	1.0	4.2	ns	$C_L = 15pF$
delay time	t _{PHL}			10.0	2.0	10.5	1.5	7.2	1.0	4.8	1.0	4.2		$R_L = 2.0k\Omega$
	t _{PLH}	В	Α	8.0	2.0	10.5	2.0	9.6	2.0	9.2	2.0	8.8		
	t _{PHL}			8.0	2.0	10.5	2.0	9.6	2.0	9.2	2.0	8.8		
Output	t _{HZ}	DIR	Α	6.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	ns	$C_L = 15pF$
Disable time	t_{LZ}			6.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0		$R_L = 2.0k\Omega$
	t _{HZ}	DIR	В	12.5	2.0	12.7	1.5	12.0	1.0	10.7	1.0	7.5		
	t_{LZ}			12.5	2.0	12.7	1.5	12.0	1.0	10.7	1.0	7.5		
Output	t _{ZH} *1	DIR	Α	20.5	_	23.2	_	21.6	_	19.9	_	16.3	ns	$C_L = 15pF$
Enable time	t _{ZL} *1			20.5	_	23.2	_	21.6	_	19.9	_	16.3		$R_L = 2.0k\Omega$
	t _{ZH} ^{*1}	DIR	В	16.0		20.5		17.2		14.8		14.2		
	t_{ZL}^{*1}			16.0	_	20.5	_	17.2	_	14.8		14.2		

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

Switching Characteristics (Cont.)

 $V_{CCA} = 1.2 \text{ V}$

					Ta = −40 to 85°C						
		From	То	V _{CCB} = 1.2 V	V _{CCB} = 1.5±0.1 V	V _{CCB} = 1.8±0.15 V	V _{CCB} = 2.5±0.2 V	V _{CCB} = 3.3±0.3 V		Test	
Item	Symbol	(input)	(output)	Тур	Тур	Тур	Тур	Тур	Unit	conditions	
Propagation	t _{PLH}	Α	В	10.5	8.0	6.4	4.7	4.0	ns	$C_L = 15pF$	
delay time	t _{PHL}			10.5	8.0	6.4	4.7	4.0		$R_L = 2.0k\Omega$	
	t _{PLH}	В	Α	10.5	10.0	9.8	9.5	9.1			
	t _{PHL}			10.5	10.0	9.8	9.5	9.1			
Output	t _{HZ}	DIR	Α	8.0	8.0	8.0	8.0	8.0	ns	$C_L = 15pF$	
Disable time	t_{LZ}			8.0	8.0	8.0	8.0	8.0		$R_L = 2.0k\Omega$	
	t _{HZ}	DIR	В	13.5	10.5	9.5	7.5	7.5			
	t_{LZ}			13.5	10.5	9.5	7.5	7.5			
Output	t_{ZH}^{*1}	DIR	Α	24.0	20.5	19.3	17.0	16.6	ns	C _L = 15pF	
Enable time	t_{ZL}^{*1}			24.0	20.5	19.3	17.0	16.6		$R_L = 2.0k\Omega$	
	t _{ZH} *1	DIR	В	18.5	16.0	14.4	12.7	12.0			
	t_{ZL}^{*1}			18.5	16.0	14.4	12.7	12.0			

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

Operating Characteristics

 $Ta = 25^{\circ}C$

Item	Symbol	V _{CCA} (V)	V _{CCB} (V)	Min	Тур	Max	Unit	Test conditions
Power dissipation	C_{PD}	3.3	3.3		12	_	pF	f = 10 MHz
capacitance								$C_L = 0$

Power-up considerations


Level-translation devices offer an opportunity for successful mixed-voltage signal design.


A proper power–up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins.


Take these precautions to guard against such power–up problems.

- 1. Connect ground before any supply voltage is applied.
- 2. Next, power up the control side of the device. (Power up of V_{CCA} is first. Next power up is V_{CCB})
- 3. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA} . Otherwise, DIR low is needed (B data to A bus), ramp it with GND.

Test Circuit







Symbol	V _{CC} = 1.2 V, 1.5±0.1 V	V _{CC} = 1.8±0.15 V	$V_{CC} = 2.5 \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \pm 0.3 \text{ V}$
t _r / t _f	2.0 ns	2.0 ns	2.0 ns	2.0 ns
V _{IH}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V _{ref}	1/2 V _{CC}	1/2 V _{CC}	1/2 V _{CC}	1/2 V _{CC}
V _H / V _L	$V_{H} = V_{OH}-0.1 V$ $V_{L} = V_{OL}+0.1 V$		$V_H = V_{OH}$ -0.15 V $V_L = V_{OL}$ +0.15 V	$V_{H} = V_{OH} - 0.3 V$ $V_{L} = V_{OL} + 0.3 V$

Notes: 1. Input waveform : PRR \leq 10 MHz, Zo = 50 Ω , duty cycle 50%.

- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

Application Information

Figure 1 is an example circuit of the RD74VT1G245 being used in a bidirectional logic level–shifting application.





Figure 1. Bidirectional Logic Level-Shifting Application

Pin Description

PIN	NAME	FUNCTION	DESCRIPTION
1	DIR	DIR	The GND (low-level) determines B-port to A-port direction
2	Α	OUT	Output level depends on V _{CC1} voltage
3	GND	GND	Device GND
4	В	IN	Input threshold value depends on V _{CC2} voltage
5	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.2V to 3.6V)
6	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.2V to 3.6V)

Application Information (Cont.)

Figure 2 shows the RD74VT1G245 used in a bidirectional logic level–shifting application. Since the RD74VT1G245 does not have an output enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM–1 and SYSTEM–2 when changing directions.



Notes: Following is a sequence that illustrates data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	IN	OUT	SYSTEM-1 data to SYSTEM-2
2	Н	HI–Z	HI–Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on Pull-up or Down.*
3	L	HI–Z	HI–Z	DIR bit is flipped. I/O–1 and I/O–2 are atill disabled. The bus–line state depends on Pull–up or Down.*
4	L	OUT	IN	SYSTEM-2 data to SYSTEM-1

^{*:} SYSTEM-1 and SYSTEM-2 must use same conditions, i.e., both pull-up or both pull-down.


Figure 2. Bidirectional Logic Level-Shifting Application

Calculate the enable times for the RD74VT1G245 using the following formulas:

- 1. t_{ZH} (DIR to A) = t_{LZ} (DIR to B) + t_{PLH} (B to A)
- 2. t_{ZL} (DIR to A) = t_{HZ} (DIR to B) + t_{PHL} (B to A)
- 3. t_{ZH} (DIR to B) = t_{LZ} (DIR to A) + t_{PLH} (A to B)
- 4. t_{ZL} (DIR to B) = t_{HZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the RD74VT1G245 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001