# National Semiconductor

# PRELIMINARY



# NMC98C64 8k x 8 CMOS Electrically Erasable PROM

## **General Description**


The NMC98C64 is a 5V only CMOS E<sup>2</sup>PROM with desirable ease of use features that facilitate in-circuit programming using a single suppy and TTL level signals. In addition, the NMC98C64 is compatible with present high density EPROMs which require high voltage programming and UV erasing. The NMC98C64 is a state-of-the-art product that uses the advanced microCMOS stepper based technology. The process is an enhancement of the proven XMOS<sup>TM</sup> process for reliable, non-volatile data storage.

Writing data in NMC98C64 is analagous to writing to a SRAM. A 200 ns min TTL pulse to the  $\overline{\text{WE}}$  pin initiates a byte write operation which is automatically timed out. Address and data latches free the system bus for the duration of the write. Ready/ $\overline{\text{Busy}}$  facilitates service by providing an interrupt to the controller; an open drain output facilitates "wire or"...connection in larger systems.

A 32-byte page write allows data to be accepted at an effective rate of 300  $\mu s/page$  or 2.6 seconds to write an entire chip.

#### **Features**

- Single 5-V power supply
- Low CMOS power
- Active, 10 mA typical
- Standby, 100 μA typical
- Quiescent, 100 μA typical
- Simple byte write and page write
  - On-chip address and data latches
  - Self-timed cycle, auto erase before write
  - Page write up to 32 bytes per page
  - Ready/Busy open drain status output and DATA polling verification
  - Write protection
- Fast write time
  - Byte or page write, 10 ms max
  - Entire chip write in 2.6 seconds
  - Page data load, 300 μs typical
- Fast access time: 200 ns/250 ns/350 ns
- CMOS and TTL compatible level inputs/outputs



		,
	L	

TABLE I. Operation Modes ( $V_{CC} = 5V + 10\%$ )									
Mode	CE	ŌĒ	WE	1/00-1/07	RDY/BUSY	Power			
Read	VIL	V <sub>IL</sub>	VIH	D <sub>OUT</sub>	High Z	Active/Quiescent			
Write Single Byte or 1st Byte in a Page	V <sub>IL</sub>	V <sub>IH</sub>	T	D <sub>IN</sub>	High Z → Vol	Write			
Write Subsequent Bytes in a Page	VIL	×	T	D <sub>IN</sub>	Vol	Write			
Busy	V <sub>IH</sub> X	X V <sub>IH</sub>	X X	Hi-Z Hi-Z	Vol Vol	Write Write			
DATA Polling	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$I/O_7 = \overline{D_{IN}}$	Vol/Hi-Z	_			
Standby	V <sub>IH</sub>	х	Х	High Z	High Z	Standby			
Write Inhibit	X X	V <sub>IL</sub>	X VIH		High Z High Z				

## **Device Operation**

The NMC98C64 is organized as 256 rows of 32 bytes (256  $\times$  32  $\times$  8). Address inputs A5 through A12 are decoded to select one of the 256 rows (pages) of storage locations. A0 through A4 are decoded to select one of the 32 bytes within the selected row. The device has various modes of user operation (detailed in Table I). All input/output levels are TTL compatible. "X" denotes don't care situation to TTL levels.

#### READ MODE

The read cycle of the NMC98C64 is similar to that of an EPROM or a static RAM. A low  $\overline{\text{CE}}$  and a low  $\overline{\text{OE}}$  enable the output buffers. The Ready/Busy pin is at high impedance state during the read cycle.

#### WRITE MODE

Writing data to the NMC98C64 is similar to writing to a static RAM. There are two ways to load data into data latches of the device in a write cycle, which once initiated will automatically continue to the completion in 10 ms.

A byte write is accomplished by applying to the device a data load cycle in which a low going pulse to  $\overline{WE}$  with  $\overline{CE}$  low and  $\overline{OE}$  high is required. The data presented at I/O pins are written into the location selected by a byte address.

A page write allows a page of data to be written into E2PROM in a single write cycle. Instead of one data load cycle, up to 32 (page size) data load cycles can be applied to the device in 300  $\mu$ s after the first data load cycle. The address (A5-A12), which is presented to address pins before the first  $\overline{\text{WE}}$  pulse going low, is latched in the device and used as the page address for the rest of the cycle. The byte addresses (A0-A4) may be put in any order providing they are on the same page. Through page writes the entire memory can be written (or rewritten) in 2.6 seconds.

The data load cycle can be finished by bringing  $\widetilde{CE}$  or  $\overline{WE}$  high and keeping that through the rest of the data load time. The row address (page address) is latched internally after first data load cycle.

The WRITE mode status can be interrogated in two ways:

 Ready/Busy — The Ready/Busy pin (pin 1) goes to a logic low level indicating that the NMC98C64 is in a write cycle. When Ready/Busy goes back to high impedance the NMC98C64 has completed writing, and is ready to accept another cycle.

 DATA Polling — The NMC98C64 features DATA Polling to signal the completion of a byte or page write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of that byte at I/O<sub>7</sub>. After completion of the write cycle, true data is available. DATA Polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

#### STANDBY MODE

A device is disabled by bringing  $\overline{CE}$  high. The power dissipation is reduced to  $I_{CCS}$  if it is disabled between operations. Writing to the memory in the standby mode is inhibited.

#### WRITE INHIBIT MODE

Holding OE low or WE high always inhibits a write cycle.

#### WRITE PROTECTION

There are three features that protect the non-volatile data from an inadvertent write:

- Noise Protection A WE pulse of less than 20 ns will not initiate a write cycle.
- Write Inhibit Holding <del>CE</del> high, <del>OE</del> low or <del>WE</del> high inhibits a write during the time when V<sub>CC</sub> supply is being powered up/down,
- Optional  $V_{CC}$  Sense To avoid the initiation of a write cycle during  $V_{CC}$  power up and power down, a write cycle is locked out for  $V_{CC}$  less than 3.8 volts. It is the user's responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.8 volts.

To prevent spurious device erase or write,  $\overline{WE}$  or  $\overline{CE} = V_{IH}$  must be applied simultaneously or before application of  $V_{CC}$ .  $\overline{WE}$  or  $\overline{CE} = V_{IH}$  must be removed simultaneously or after  $V_{CC}$ .

To prevent damage to the device it must not be inserted into or removed from a board with power applied.

#### **ENDURANCE**

National Semiconductor E<sup>2</sup>PROM devices are designed for applications requiring up to 10,000 Erase/Write cycles per byte.

## **Absolute Maximum Ratings**

Temperature Under Bias -10°C to +80°C Storage Temperature -65°C to +125°C All Input or Output Voltages with +6V to -0.3V

Respect to Ground

Lead Temp. (Soldering, 10 Seconds)

300°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Operating Conditions**

Temperature Range V<sub>CC</sub> Power Supply (Notes 2 and 3) 0°C to +70°C 5V ± 10%

## DC Electrical Characteristics $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %

Symbol		Parameter	Conditions N		Typ (Note 1)	Max	Units
READ	OPERAT	ON					
ILI	I <sub>LI</sub> Input Leakage Current		$V_{IN} = V_{SS}$ to $V_{CC}$			10	μΑ
ILO		Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ $\overline{CE} = V_{IH}$			10	μΑ
loos	TTL VCC Current Active		Inputs toggling with VIH & VIL levels, I/O's = Open		10	20 + 5/MHz	mA
CMOS		(Operating)	Inputs toggling with CMOS levels (V <sub>CC</sub> - 0.2V; V <sub>SS</sub> + 0.2V), I/O's		0.2 + 5/MHz	mA	
loon	TTL V <sub>CC</sub> Current Standby		CE = V <sub>IH</sub>			2	mA
Iccs	CMOS	VCC ourient Standby	C Current Standby    CE ≥ V <sub>CC</sub> 0.2V		100	200	μΑ
loop	TTL A		$\overline{OE} = \overline{CE} = V_{IL}, \overline{WE} = V_{IH}$ $A_0 - A_{12} = V_{IL} \text{ or } V_{IH}, I/O's = O$	:	20	mA	
Icca	смоѕ	VCC Surrent Quiescent	,	= $\overline{CE} \le V_{SS} + 0.2V$ , $\overline{WE} \ge V_{CC} - 0.2V$ = Open, $A_0 - A_{12} = V_{SS} + 0.2V$ or $V_{CC} - 0.2V$		200	μΑ
VIL		Input Low Voltage		-0.1		0.8	٧
$V_{IH}$		Input High Voltage		2.0		V <sub>CC</sub> + 1	٧
VoL	TTL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
VOL	CMOS	Output Low Voltage	I <sub>OL</sub> = 10 μA			0.2	٧
VoH	TTL	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			٧
* OH	CMOS	Output High Voltage	I <sub>OH</sub> = -10 μA	V <sub>CC</sub> — 0.2			V
WRIT	E OPERAT	TION					
Iccw	·	V <sub>CC</sub> Current (Write)	RDY/Busy = V <sub>OL</sub>			20	mA

	Iccw	V <sub>CC</sub> Current (Write)	RDY/Busy = V <sub>OL</sub>			20	mA
--	------	---------------------------------	----------------------------	--	--	----	----

## Capacitance T<sub>A</sub> = 25°C, f = 1 MHz (Note 1)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
CIN	Input Capacitance	V <sub>IN</sub> = 0V		5	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V			10	pF

### **AC Test Conditions**

Output Load 1 TTL gate and  $C_L = 100 \text{ pF}$ Input Pulse Levels 0.4V to 2.4V

Timing Measurement Reference Level

Input 1V and 2V
Output 0.8V and 2V
Input Rise and Fall 5 ns

Read Mode AC Electrical Characteristics  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ 

		l	NMC98C64-20		NMC98C64-25			NMC98C64-35				
Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
t <sub>AA</sub>	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	l	(	200			250	0	Ç	350	)ns
t <sub>CE</sub>	Chip Enable Access Time	$\overline{OE} = V_{IL}$			200			250			350	ns
t <sub>OE</sub>	Output Enable Access Time	CE = V <sub>IL</sub>			75			100			120	ns
t <sub>HZ</sub>	Output in Hi-Z from CE or OE	$\overline{CE}$ or $\overline{OE} = V_{IL}$			80			100			100	ns
tон	Output Hold from Address Change	$\overline{CE} = \overline{OE} = V_{IL}$	0			0			0			ns
t <sub>TR</sub>	Input Rise and Fall Time		3		50	3		50	3		50	ns (Notes 1 & 2)
t <sub>LZ</sub>	Output Active from CE or OE	$\overline{CE}$ or $\overline{OE} = V_{IL}$	20			20			20			ns

# Write Mode AC Electrical Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ (Note 3)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
t <sub>AS</sub>	Address to WE Setup Time		10			ns
t <sub>AH</sub>	Address to WE Hold Time		200			ns
tcs	Write Setup Time		0			ns
t <sub>CH</sub>	Write Hold Time		0			ns
toes_	OE to WE Setup Time		30			ns
T <sub>OEH</sub>	OE to WE Hold Time		200			ns
twp	Write Pulse Time		200			ns
twpH	Write Pulse High		200			ns
t <sub>DS</sub>	Data Setup Time	OE = VIH	100			ns
t <sub>DH</sub>	Data Hold Time		20			ns
t <sub>DB</sub>	Time to Device Busy				120	ns
t <sub>DLP</sub>	Page Data Load Time		300		1000	μs (Note 4)
twc	Write Cycle Time				10	ms
ŤŔ	Input Rise and Fall Time		3	-	50	ns (Note 1 & 2)

Note 1: This parameter only sampled and not 100% tested.

Note 2: All input signals must transit from  $V_{IL}$  to  $V_{IH}$  or from  $V_{IH}$  to  $V_{IL}$  in a monotonic manner. Transition times are measured between  $V_{IL}$  (max) and  $V_{IH}$  (min).

Note 3: Write cycles can be controlled by either  $\overline{WE}$  or  $\overline{CE}$ . Timing Diagram on page 5 indicates  $\overline{WE}$  controlled Write Cycle. For  $\overline{CE}$  controlled Write Cycle (i.e.  $\overline{CE}$  goes LOW after  $\overline{WE}$  and goes HIGH before  $\overline{WE}$ ) timing specs referenced to  $\overline{WE}$  edges should be referenced to  $\overline{CE}$  edges.

Note 4: Proper DL cycles are guaranteed up to Minimum  $t_{DLP}$  time.  $\overline{CE}$  or  $\overline{WE}$  DON'T CARE starts after Maximum  $t_{DLP}$  time.