

Features

- Provide mask type or OTP type version
- Operating voltage: 2.4V~5.2V (mask type), 3.0V~5.2V (OTP type)
- 16 bidirectional I/O lines
- One interrupt input
- One 8-bit programmable timer/event counter with overflow interrupt
- On-chip crystal and RC oscillator
- Watchdog timer
- 2K × 14 program memory ROM
- 96 × 8 data memory RAM
- Halt function and wake-up feature reduce power consumption
- 63 powerful instructions
- Up to 1μs instruction cycle with 4MHz system clock at V_{DD}=5V
- All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- Two-level subroutine nesting
- Bit manipulation instructions
- Built-in 6-bit D/A converter

Applications

- Remote controllers
- Fan/light controllers
- Washing machine controllers
- Cordless phone controllers
- Scales
- Toys

General Description

The HT99C210 is an 8-bit high performance RISC-like microcontroller which combines HT48300 8-bit microcontroller and 6-bit D/A converter into one chip. It is specifically designed for multiple I/O product applications. It also provides OTP type version HT99C211 which supports designers in making fast evaluation of private products during development


stages.

The device is particularly suitable for use in products such as cordless phone controllers, μC dialers, feature phone controllers, remote controllers, fan/light controllers, washing machine controllers, scales, toys and various subsystem controllers. A halt feature is included to reduce power consumption.


Selection Table

Function Part No.	Type	ROM (bits)	RAM (bits)	I/O (lines)	WDT	Timer/Counter	DAC (bits)
HT99C210 HT99C211	mask OTP	2K×14	96×8	16	√	1	6
HT99C410 HT99C411	mask OTP	4K×15	160×8	24	√	2	8
HT99C810 HT99C811	mask OTP	8K×16	224×8	48	√	2	8


Block Diagram



Pin Assignment



HT99C210/HT99C211
– 24 SDIP/SOP




HT99C210/HT99C211
– 28 SDIP

- * The analog VDD (AVDD) pad and digital VDD pad must be bonded to VDD pin.
- * The analog VSS (AVSS) pad and digital VSS pad must be bonded to VSS pin.
- * The TMR pad must be bonded to VDD or VSS (if not used).

Pad Assignment

HT99C210




Chip Size: $2580 \times 2580 (\mu\text{m})^2$

* The IC Substrate should be connected to VSS in the PCB layout artwork.

Unit: μm

Pad No.	X	Y	Pad No.	X	Y
1	-1108.40	1019.30	14	1163.40	32.50
2	-1103.60	823.40	15	1114.00	632.40
3	-1103.60	496.40	16	1118.40	933.80
4	-1103.60	341.40	17	860.60	1029.30
5	-1103.60	14.40	18	673.20	1029.30
6	-1116.30	-819.00	19	481.30	1029.30
7	-1021.20	-1100.40	20	289.20	990.40
8	-844.30	-1044.60	21	106.70	990.40
9	-661.80	-1044.60	22	-90.10	990.40
10	507.00	-1023.10	23	-272.60	990.40
11	716.50	-1045.90	24	-464.70	1029.30
12	905.60	-1102.70	25	-656.60	1029.30
13	889.10	-952.70	26	-844.00	1029.30

HT99C211



Chip Size: $2485 \times 2905 (\mu\text{m})^2$

* The IC Substrate should be connected to VSS in the PCB layout artwork.

Unit: μm

Pad No.	X	Y	Pad No.	X	Y
1	-1049.80	836.45	14	1022.90	-1151.60
2	-1001.10	645.25	15	1038.35	59.85
3	-1001.10	464.30	16	1057.90	1007.35
4	-1001.10	263.80	17	872.05	1148.75
5	-1001.10	82.90	18	709.60	1148.75
6	-1104.50	-1177.50	19	522.50	1148.75
7	-949.50	-1177.50	20	289.95	1186.05
8	-793.50	-1200.00	21	109.05	1186.05
9	-638.40	-1195.15	22	-92.35	1186.05
10	296.20	-1182.55	23	-273.25	1186.05
11	511.40	-1150.15	24	-505.80	1148.75
12	694.70	-1179.90	25	-692.90	1148.75
13	849.90	-1179.90	26	-855.35	1148.75

Pad Description

Pad No.	Pin Name	I/O	Mask Option	Function
1 26~24 19~16	PA0~PA7	I/O	Wake-Up Pull-High or None	Bidirectional 8-bit Input/Output port. Each bit can be configured as a wake-up input by mask option. Software instructions determine the CMOS output or schmitt trigger input with or without pull high resistor (mask option)
5~2 23~20	PB0~PB7	I/O	—	Bidirectional 8-bit Input/Output port. Software instructions determine the NMOS open drain output or schmitt trigger input.
6 7	VSS AVSS	—	—	Negative power supply, GND Analog negative power supply, AGND
8	$\overline{\text{INT}}$	I	—	External interrupt schmitt trigger input with pull high resistor. Edge triggered activated on a high to low transition.
9	TMR	I	—	Schmitt trigger input for timer/event counter
10	AOUT	O	—	The D/A converter output can be programmed by D/A controlled register. The register has a total of six digits from MSB to LSB and it offers 6-bit resolution for the D/A converter and one LSB is 1/64 VDD.
11	$\overline{\text{RES}}$	I	—	Schmitt trigger reset input. Active low.
12 13	VDD AVDD	—	—	Positive power supply, VDD Analog negative power supply, AVDD
14 15	OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Absolute Maximum Ratings*

Supply Voltage -0.3V to 5.5V Storage Temperature..... -50°C to 125°C
 Input Voltage..... VSS-0.3V to VDD+0.3V Operating Temperature..... -20°C to 75°C

*Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD} (mask)	Operating Voltage	—	—	2.4	—	5.2	V
V _{DD} (OTP)		—	—	3.0	—	5.2	V
I _{DD1}	Operating Current (Crystal OSC)	3V	No load, f _{sys} =4MHz	—	0.7	1.5	mA
		5V		—	2	5	mA
I _{DD2}	Operating Current (RC OSC)	3V	No load, f _{sys} =2MHz	—	0.6	1	mA
		5V		—	1.6	5	mA
I _{STB1}	Standby Current (WDT Enabled)	3V	No load, System HALT	—	—	5	μA
		5V		—	—	20	μA
I _{STB2}	Standby Current (WDT Disabled)	3V	No load, System HALT	—	—	1	μA
		5V		—	—	2	μA
V _{IL}	I/O Port Input Low Voltage	3V	—	0	—	0.9	V
		5V	—	0	—	1.5	V
V _{IH}	I/O Port Input High Voltage	3V	—	2.1	—	3	V
		5V	—	3.5	—	5	V
V _{IL1}	Input Low Voltage (TMR, INT, RES)	3V	—	0	—	0.7	V
		5V	—	0	—	1.3	V
V _{IH1}	Input High Voltage (TMR, INT, RES)	3V	—	2.3	—	3	V
		5V	—	3.8	—	5	V
I _{OL}	I/O Port Sink Current	3V	V _{OL} =0.3V	1.5	2.5	—	mA
		5V	V _{OL} =0.5V	4	6	—	mA
I _{OH}	I/O Port Source Current	3V	V _{OH} =2.7V	−1	−1.5	—	mA
		5V	V _{OH} =4.5V	−2	−3	—	mA
R _{PH}	I/O Port Pull-High Resistance and INT	3V	—	—	18	—	kΩ
		5V	—	—	18	—	kΩ
V _{dac}	DAC Output Level	—	—	AVSS	—	AVDD	V
I _{dac}	DAC Drive Current	5V	V _{OH} =0.9V _{DD}	—	50	—	μA
R _{dac}	DAC Output Resistance	5V	—	—	10	30	kΩ

A.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
f _{SYS1}	System Clock (Crystal OSC)	3V	—	400	—	4000	kHz
		5V	—	400	—	4000	kHz
f _{SYS2}	System Clock (RC OSC)	3V	—	400	—	2000	kHz
		5V	—	400	—	3000	kHz
f _{TIMER}	Timer I/P Frequency (TMR)	3V	—	0	—	4000	kHz
		5V	—	0	—	4000	kHz
t _{WDTOSC}	Watchdog Oscillator	3V	—	45	90	180	μs
		5V	—	35	65	130	μs
t _{WDT1}	Watchdog Time-Out Period (RC)	3V	Without WDT Prescaler	12	23	45	ms
		5V		9	17	35	ms
t _{WDT2}	Watchdog Time-Out Period (System Clock)	—	Without WDT Prescaler	—	1024	—	t _{SYS}
t _{RES}	External Reset Low Pulse Width	—	—	1	—	—	μs
t _{SST}	System Start-Up Timer	—	Power-Up or Wake-Up from Halt	—	1024	—	t _{SYS}
t _{INT}	Interrupt Pulse Width	—	—	1	—	—	μs

Note: t_{SYS}=1/f_{SYS}

For other important system architecture and function description, refer to HT48300 data sheet.

D/A Converter Description


The HT99C210/HT99C211 built-in 6-bit D/A converter is one of the simple designed methods of the D/A converter. The R/2R lattice method is used in HT99C210/HT99C211 which offers 6-bit resolution.

The HT99C210/HT99C211 general I/O PORTC is replaced by a D/A converter register to control the D/A output value as shown below:

PORTC	PC5 (MSB)	PC4	PC3	PC2	PC1	PC0 (LSB)
D/A output value	1/2 AVDD	1/4 AVDD	1/8 AVDD	1/16 AVDD	1/32 AVDD	1/64 AVDD

* D/A converter has isolated power line layout itself, in addition, AVDD and AVSS pads are included.

D/A Converter Circuit



Application Circuit


Cordless phone controller arrangement


- Base unit: HT99C210/HT99C211


PA0	$\overline{PO}$	PB0	INUSE	AOUT	DTMF
PA1	DATI	PB1	KT		
PA2	DATO	PB2	RNG		
PA3	TXEN	PB3	$\overline{HKS}$		
PA4	CLK	PB4	HDO		
PA5	STROBE	PB5	HLEN		
PA6	FCD	PB6	BLEN		
PA7	INT/PAGE	PB7	SPKEN		

- Hand set: HT48300

PA0	$\overline{C1}$	PB0	$\overline{R1}$	PC0	CHG
PA1	$\overline{C2}$	PB1	$\overline{R2}$	PC1	$\overline{XMUTE}$
PA2	$\overline{C3}$	PB2	$\overline{R3}$	PC2	KT
PA3	$\overline{C4}$	PB3	$\overline{R4}$	PC3	INUSE
PA4	DATI	PB4	$\overline{R5}$	PC4	BATIN
PA5	DATO	PB5	CLK	PC5	LOBAT
PA6	RXEN	PB6	STROBE		
PA7	TXEN	PB7	INT/PAGE		







System Architecture

Execution flow

The system clock for the HT99C210/HT99C211 is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program counter – PC

The 11-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 2048 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise it proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.


When a control transfer takes place, an additional dummy cycle is required.

Program memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

- Location 000H
This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.
- Location 004H
This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, and the interrupt is enabled and the stack is not full, the program begins execution at location 004H.




Execution flow

• Location 008H

This area is reserved for the timer/event counter interrupt service program. If timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

• Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors thus occur. In other words, using the table read instruction



Note that n ranges from 0 to 7

Program memory

in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt(s) is supposed to be disabled prior to the table read instruction and will not be enabled until the TBLH has been backed-up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Mode	Program Counter										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/event counter overflow	0	0	0	0	0	0	0	1	0	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter


Notes:

*10~*0: Program counter bits

#10~#0: Instruction code bits

S10~S0: Stack register bits

@7~@0: PCL bits



RAM mapping

Stack register – STACK

This is a special part of the memory which is used to save the contents of the program

counter (PC) only. The stack is organized into 2 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent two return addresses are stored).

Data memory – RAM

The data memory is designed with 113×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (96×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register (00H), the timer/event counter (TMR;0DH), the timer/event counter control register (TMRC;0EH), the program counter lower-or-

Instruction(s)	Table Location										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Notes:

*10~*0: Table location bits

@7~@0: Table pointer bits

P10~P8: Current program counter bits

der byte register (PCL;06H), the memory pointer register (MP;01H), the accumulator (ACC;05H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH), the interrupt control register (INTC;0BH), the watchdog timer option setting register (WDTS;09H), the I/O registers (PA;12H, PB;14H) and the I/O control registers (PAC;13H, PBC;15H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result to 00H. The general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through the Memory pointer register (MP;01H).

Indirect addressing register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result to 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

Accumulator

The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between these two data memories has to pass through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the contents of the status register.

Status register – STATUS

This 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the watchdog timer overflow, chip power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precaution must be taken to save it properly.

Interrupt

The HT99C210/HT99C211 provides an external interrupt and internal timer/event counter interrupts. The interrupt control register (INTC;0BH) contains the interrupt control bits that set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the

EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to permit interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at specified location(s) in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents must be saved first.

External interrupt is triggered by a high to low transition of $\overline{\text{INT}}$ and the related interrupt re-

quest flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, the RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be

Labels	Bits	Function
C	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. It is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or a borrow does not take place from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared during either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
TO	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
–	6	Undefined, read as “0”
–	7	Undefined, read as “0”

STATUS register

served on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
a	External interrupt	1	04H
b	Timer/Event Counter overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Since interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one

stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine, it will damage the original control sequence.

Oscillator configuration

There are two oscillator circuits in the HT99C210/HT99C211. Both are designed for system clocks; the RC oscillator and the crystal oscillator, which are decided by mask option. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from 51kΩ to 1MΩ. The system clock, divided by four, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If a crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feed-

Register	Bit No.	Label	Function
INTC (0BH)	0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI	Controls the external interrupt (1=enabled; 0=disabled)
	2	ETI	Controls the timer/event counter interrupt (1=enabled; 0=disabled)
	3	–	Unused bit, read as "0"
	4	EIF	External interrupt request flag (1=active; 0=inactive)
	5	TF	Internal timer/event counter request flag (1=active; 0=inactive)
	6	–	Unused bit, read as "0"
	7	–	Unused bit, read as "0"

INTC register


back and phase shift needed for oscillator. No other external components are needed. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately 78 μ s. The WDT oscillator can be disabled by mask option to conserve power.

Watchdog timer – WDT

The clock source of the WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4) decided by mask option. This timer is designed to prevent a software malfunction or the program sequence from jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by mask option. If the watchdog timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with period 78 μ s normally) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20 ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.




If the WDT oscillator is disabled, the WDT will lose its protection purpose. In this situation the WDT logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS register

The overflow of the WDT under normal operation will initialize “chip reset” and set the status bit “TO”. An overflow in the HALT mode initial-



izes a “warm reset” only when the PC and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), there are three methods to be adopted namely, external reset (a low level to $\overline{\text{RES}}$), software instruction(s), or a “HALT” instruction. There are two types of software instruction, CLR WDT and CLR WDT1/CLR WDT2. But only one of these two types of instruction can be active depending on the mask option — “CLR WDT times selection option”. If the “CLR WDT” is selected (i.e. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case “CLR WDT1” and “CLR WDT2” are chosen (i.e.. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip due to a time-out.

Power down operation – HALT

The HALT mode is initialized by the HALT instruction and results in the following...

The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler are cleared and counted again (if the WDT clock is from the WDT oscillator).
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can quit the HALT mode by an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset leads to device initialization and the WDT overflow performs a “warm reset”. After the TO and PD flags are examined, the reason for the chip reset is determined. The PD flag is cleared when system power-up or execute the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, which causes a wake-up that resets only the PC and SP, and leaves the others in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal exe-

cution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. However, if the program awakens from an interrupt, two sequences may occur. If the related interrupt(s) is (are) disabled or the interrupt(s) is (are) enabled but the stack is full, the program will resume execution at the next instruction. A regular interrupt response may take place if the interrupt is enabled and the stack is not full.

Once a wake-up event(s) occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in the next instruction execution, this will be executed immediately after a dummy period is completed. If an interrupt request flag is set to “1” before entering the HALT mode, the wake-up function of the related interrupt will be disabled.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset


There are three ways in which a reset can occur:

- $\overline{\text{RES}}$ reset during normal operation
- $\overline{\text{RES}}$ reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a “warm reset” that just resets the PC



Reset timing chart



Reset circuit

and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the “initial condition” when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different “chip resets”.

TO	PD	RESET Conditions
0	0	$\overline{\text{RES}}$ reset during power-up
u	u	$\overline{\text{RES}}$ reset during normal operation
0	1	$\overline{\text{RES}}$ wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: “u” means “unchanged”

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay, to delay 1024 system clock pulses when the system powers up or awakes from the HALT state.

The states of the registers are summarized in the following table:

Register	Reset (power on)	WDT time-out (normal operation)	$\overline{\text{RES}}$ reset (normal operation)	$\overline{\text{RES}}$ reset (HALT)	WDT time-out (HALT)
TMR	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMRC	00-0 1---	00-0 1---	00-0 1---	00-0 1---	uu-u u---
PC	000H	000H	000H	000H	000H*
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	--xx xxxx	--uu uuuu	--uu uuuu	--uu uuuu	--uu uuuu
STATUS	--00 xxxx	--1u uuuu	--uu uuuu	--01 uuuu	--11 uuuu
INTC	--00 -000	--00 -000	--00 -000	--00 -000	--uu -uuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
D/A Output Register	--11 1111	--11 1111	--11 1111	--11 1111	--uu uuuu
D/A Control Register	--11 1111	--11 1111	--11 1111	--11 1111	--uu uuuu

Note: “*” means “warm reset”
“u” means “unchanged”
“x” means “unknown”



Reset configuration

When the system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.

PC	000H
Interrupt	Disabled
Prescaler	Cleared
WDT	Cleared. After master reset, WDT starts counting
Timer/event counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack

Timer/Event Counter

One timer/event counter (TMR) is implemented in the HT99C210/HT99C211. The timer/event counter contains an 8-bit programmable count-up counter whose clock may come from an external source or from the system clock divided by 4.

Using the internal instruction clock, there is only one reference time-base. The external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base.

There are two registers related to the

timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location: writing to TMR puts the starting value in the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register used to define some timer options.

The TM0, TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the instruction clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode, the TON and TE bits are equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurements can be made until the TON is set. The cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counting overflows, the counter is re-loaded from the timer/event counter preload register and issues an interrupt request, similar to the other two modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement

cycle is completed. But in the other two modes, the TON can only be reset by instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI disables the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter will only be kept in the timer/event counter preload register. The timer/event counter will still operate until an overflow occurs.

When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration by the programmer.


Input/output ports


There are 16 bidirectional input/output lines in the HT99C210/HT99C211, labeled as PA and PB, which are mapped to the data memory of [12H], [14H] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC) to control the input/output configuration. With this control register, CMOS output or schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must

Label (TMRC)	Bits	Function
—	0-2	Unused bits, read as “0”
TE	3	To define the TMR active edge of the timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
—	5	Unused bits, read as “0”
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC register





write a "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H.

After a chip reset, these input/output lines stay at high levels or floating (by mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability to wake-up the device.

The 6-bit D/A output register is mapped to the data memory of [16H] and its corresponding control register is mapped to location [17H] which must be set to "0" after initialization, when using the D/A function.

Mask option

The following table shows five kinds of mask options in the HT99C210/HT99C211. All the mask options must be defined to ensure proper system functioning.

No.	Mask Option
1	OSC type selection. This option is to determine whether an RC or Crystal oscillator is chosen as system clock.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two time " means that only if both of the CLR WDT1 and CLR WDT2 instructions have been executed before the time-out, then the WDT can be cleared.
4	Wake-up selection. This option defines the wake-up activity. External I/O pins (PA only) have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to determine whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected. (See Note)

Note:

There are no pull-high selections in port B of HT99C210/HT99C211.

There are pull-high selections in port A of HT99C210 but they are always pulled-high in port A of HT99C211.

There are no mask option in port C of HT99C210/HT99C211.

HT99C211 PROM programming and verification

The program memory used in the HT99C211 is arranged into a 2K×14 bits program PROM and a 1×14 bits option PROM. The program code and option code are stored in the program PROM and option PROM. The programming of PROM can be summarized in nine steps as described below:

- Power on
- Set $\overline{\text{VPP}}$ (RES) to 12.5V
- Set $\overline{\text{CS}}$ (PA5) to low

Let PA3~PA0 (AD3~AD0) be the address and data bus and the PA4 (CLK) be the clock input. The data on the AD3~AD0 pins will be clocked into or out the HT99C211 on the falling edge of PA4 (CLK) for PROM programming and verification.

The address data contains the code address (11 bits) and two option bits. A complete write cycle will contain 4 CLK cycles. The first cycle, bits 0~3 of the address are latched into the HT99C211. The second and third cycles, bits 4~7 and bits 8~10 are latched respectively. The fourth cycle, bit 2 is the TSEL option bit and bit 3 is the OSEL option bit. Bit 3 in the third cycle and bit 0~1 in the fourth cycle are undefined. If the TSEL is "1" and the OSEL is "0", the program PROM will be managed.

The code data is 14-bit wide. A complete read/write cycle contains 4 CLK cycles. In the first cycle, bits 0~3 of the code data are accessed. In the second and third, bits 4~7 and bits 8~11 are accessed respectively. In the fourth cycle, bits 12~13 are accessed. Bits 14~15 are undefined. During code verification, reading will return the result "00".

Select the TSEL and OSEL to program and verify the program PROM and the option PROM. Use the $\overline{\text{R/W}}$ (PA6) to select either programming or verification.

The address is automatically incremented by one after a code verification cycle. If the discontinued address programming or verification is accomplished, the automatic addressing increment is disabled. For the discontinued address programming and verification, the $\overline{\text{CS}}$ pin must return to a high level for programming or the verification cycle must be interrupted and restarted as well.

The related pins of PROM programming and verification are listed in the following table.

Pin Name	Function	Description
PA0	AD0	Bit 0 of address/data bus
PA1	AD1	Bit 1 of address/data bus
PA2	AD2	Bit 2 of address/data bus
PA3	AD3	Bit 3 of address/data bus
PA4	CLK	Serial clock input for address and data
PA5	$\overline{\text{CS}}$	Chip select, active low
PA6	$\overline{\text{R/W}}$	Read/write control input
$\overline{\text{RES}}$	VPP	Programming power supply

The timing charts of programming and verification are as shown. There is a LOCK signal for code protection. If the LOCK is "1", reading the code will return the result "1". However, if the LOCK is "0", the code protection is disabled and the code can be read always until the LOCK is programmed as "1".

Instruction Set Summary

Mnemonic	Description	Flag Affected
Arithmetic		
ADD A,[m]	Add data memory to ACC	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry, result in data memory	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	C
Logic Operation		
AND A,[m]	AND data memory to ACC	Z
OR A,[m]	OR data memory to ACC	Z
XOR A,[m]	Exclusive-OR data memory to ACC	Z
ANDM A,[m]	AND ACC to data memory	Z
ORM A,[m]	OR ACC to data memory	Z
XORM A,[m]	Exclusive-OR ACC to data memory	Z
AND A,x	AND immediate data to ACC	Z
OR A,x	OR immediate data to ACC	Z
XOR A,x	Exclusive-OR immediate data to ACC	Z
CPL [m]	Complement data memory	Z
CPLA [m]	Complement data memory with result in ACC	Z
Increment and Decrement		
INCA [m]	Increment data memory with result in ACC	Z
INC [m]	Increment data memory	Z
DECA [m]	Decrement data memory with result in ACC	Z
DEC [m]	Decrement data memory	Z
Rotate		
RRA [m]	Rotate data memory right with result in ACC	None
RR [m]	Rotate data memory right	None
RRCA [m]	Rotate data memory right through carry with result in ACC	C
RRC [m]	Rotate data memory right through carry	C
RLA [m]	Rotate data memory left with result in ACC	None
RL [m]	Rotate data memory left	None
RLCA [m]	Rotate data memory left through carry with result in ACC	C
RLC [m]	Rotate data memory left through carry	C

Mnemonic	Description	Flag Affected
Data Move		
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	None None None
Bit Operation		
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	None None
Branch		
JMP addr SZ [m] SZA [m] SZ [m].i SNZ [m].i SIZ [m] SDZ [m] SIZA [m] SDZA [m] CALL addr RET RET A,x RETI	Jump unconditional Skip if data memory is zero Skip if data memory is zero with data movement to ACC Skip if bit i of data memory is zero Skip if bit i of data memory is not zero Skip if increment data memory is zero Skip if decrement data memory is zero Skip if increment data memory is zero with result in ACC Skip if decrement data memory is zero with result in ACC Subroutine call Return from subroutine Return from subroutine and load immediate data to ACC Return from interrupt	None None None None None None None None None None None None None
Table Read		
TABRDC [m] TABRDL [m]	Read ROM code (current page) to data memory and TBLH Read ROM code (last page) to data memory and TBLH	None None
Miscellaneous		
NOP CLR [m] SET [m] CLR WDT CLR WDT1 CLR WDT2 SWAP [m] SWAPA [m] HALT	No operation Clear data memory Set data memory Clear the watchdog timer Pre-clear the watchdog timer Pre-clear the watchdog timer Swap nibbles of data memory Swap nibbles of data memory with result in ACC Enter power down mode	None None None TO,PD TO*,PD* TO*,PD* None None TO,PD

Notes:

x = 8 bits immediate data

m = 7 bits data memory address

A = accumulator

i = 0...7 number of bits

addr = 11 bits program memory address

√ = Flag(s) is affected

– = Flag(s) is not affected

* = Flag(s) may be affected by the execution status

Instruction Definition

ADC A,[m]

Add data memory and carry to accumulator

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADCM A,[m]

Add accumulator and carry to data memory

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation

$[m] \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADD A,[m]

Add data memory to accumulator

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADD A,x

Add immediate data to accumulator

Description

The contents of the accumulator and the specified data are added, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC+x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADDM A,[m]

Add accumulator to data memory

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC + [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

AND A,[m]

Logical AND accumulator with data memory

Description

Data in the accumulator and the specified data memory performs a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ “AND” } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

AND A,x

Logical AND immediate data to accumulator

Description

Data in the accumulator and the specified data performs a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ “AND” } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

ANDM A,[m]

Logical AND data memory with accumulator

Description

Data in the specified data memory and the accumulator performs a bitwise logical_AND operation. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC \text{ “AND” } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Operation Stack $\leftarrow$ PC+1
PC $\leftarrow$ addr

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to zero.

Operation [m] $\leftarrow$ 00H

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to zero.

Operation [m].i $\leftarrow$ 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR WDT Clear the watchdog timer

Description The WDT and the WDT Prescaler are cleared (re-counting from zero). The power down bit (PD) and time-out bit (TO) are cleared.

Operation WDT and WDT Prescaler $\leftarrow$ 00H
PD and TO $\leftarrow$ 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	0	0	–	–	–	–

CLR WDT1

Preclear the watchdog timer

Description

The PD, TO flags, WDT and the WDT Prescaler are cleared (re-counting from zero), if the other preclear WDT instruction had been executed. Only execution of this instruction without the other preclear instruction just sets the indicating flag which implies that this instruction was executed and the PD and TO flags remain unchanged.

Operation

WDT and WDT Prescaler $\leftarrow$ 00H*
PD and TO $\leftarrow$ 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

CLR WDT2

Preclear the watchdog timer

Description

The PD and TO flags, WDT and the WDT Prescaler are cleared (re-counting from zero), if the other preclear WDT instruction had been executed. Only execution of this instruction without the other preclear instruction, sets the indicating flag which implies that this instruction was executed and the PD and TO flags remain unchanged.

Operation

WDT and WDT Prescaler $\leftarrow$ 00H*
PD and TO $\leftarrow$ 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

CPL [m]

Complement data memory

Description

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contain a one are changed to zero and vice-versa.

Operation

[m] $\leftarrow$ $\overline{[m]}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

CPLA [m]	Complement data memory and place result in accumulator																
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.																
Operation	$ACC \leftarrow \overline{[m]}$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>√</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	√	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	√	—	—										
DAA [m]	Decimal-Adjust accumulator for addition																
Description	The accumulator value is adjusted to the BCD (Binary Code Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.																
Operation	If $(ACC.3 \sim ACC.0) > 9$ or $AC=1$ then $([m].3 \sim [m].0) \leftarrow (ACC.3 \sim ACC.0) + 6$, $AC1 = \overline{AC}$ else $([m].3 \sim [m].0) \leftarrow (ACC.3 \sim ACC.0)$, $AC1 = 0$ If $(ACC.7 \sim ACC.4) + AC1 > 9$ or $C=1$ then $([m].7 \sim [m].4) \leftarrow (ACC.7 \sim ACC.4) + 6 + AC1$, $C=1$ else $([m].7 \sim [m].4) \leftarrow (ACC.7 \sim ACC.4) + AC1$, $C=C$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>√</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	—	—	√
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	—	—	√										
DEC [m]	Decrement data memory																
Description	Data in the specified data memory is decremented by one.																
Operation	$[m] \leftarrow [m] - 1$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>√</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	√	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	√	—	—										

DECA [m]
Description

Decrement data memory and place result in accumulator

Data in the specified data memory is decremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation

$ACC \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

HALT
Description

Enter power down mode

This instruction stops the program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation

$PC \leftarrow PC+1$

$PD \leftarrow 1$

$TO \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	0	1	–	–	–	–

INC [m]
Description

Increment data memory

Data in the specified data memory is incremented by one.

Operation

$[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

INCA [m]
Description

Increment data memory and place result in accumulator

Data in the specified data memory is incremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation

$ACC \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

JMP addr Direct Jump
Description Bits 0~11 of the program counter are replaced with the directly-specified address unconditionally, and control passed to this destination.
Operation $PC \leftarrow \text{addr}$
Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

MOV A,[m] Move data memory to accumulator
Description The contents of the specified data memory is copied to the accumulator.
Operation $ACC \leftarrow [m]$
Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

MOV A,x Move immediate data to accumulator
Description The 8-bit data specified by the code is loaded into the accumulator.
Operation $ACC \leftarrow x$
Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

MOV [m],A Move accumulator to data memory
Description The contents of the accumulator is copied to the specified data memory (one of the data memory).
Operation $[m] \leftarrow ACC$
Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

NOP No operation
Description No operation is performed. Execution continues with the next instruction.
Operation $PC \leftarrow PC+1$
Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

OR A,[m]

Logical OR accumulator with data memory

Description

Data in the accumulator and the specified data memory (one of the data memory) performs a bitwise logical_OR operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

OR A,x

Logical OR immediate data to accumulator

Description

Data in the accumulator and the specified data performs a bitwise logical_OR operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "OR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

ORM A,[m]

Logical OR data memory with accumulator

Description

Data in the data memory (one of the data memory) and the accumulator performs a bitwise logical_OR operation. The result is stored in the data memory.

Operation

 $[m] \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

RET

Return from subroutine

Description

The program counter is restored from the stack. This is a two cycle instruction.

Operation

 $PC \leftarrow \text{Stack}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RET A,x Return and place immediate data in accumulator

Description The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data.

Operation $PC \leftarrow \text{Stack}$
 $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RETI Return from interrupt

Description The program counter is restored from the stack, and the interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0; register INTC).

Operation $PC \leftarrow \text{Stack}$
 $EMI \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RL [m] Rotate data memory left

Description The contents of the specified data memory is rotated left, one bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RLA [m] Rotate data memory left and place result in accumulator

Description Data in the specified data memory is rotated left, one bit with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are together rotated left one bit. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

RLCA [m] Rotate left through carry and place result in accumulator

Description Data in the specified data memory and the carry flag are together rotated left one bit. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated right one bit with bit 0 rotated to bit 7.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

RRA [m]

Rotate right and place result in accumulator

Description

Data in the specified data memory is rotated right one bit with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation

$ACC.(i) \leftarrow [m].(i+1); [m].i: \text{bit } i \text{ of the data memory } (i=0-6)$
 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RRC [m]

Rotate data memory right through carry

Description

The contents of the specified data memory and the carry flag are together rotated right one bit. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation

$[m].i \leftarrow [m].(i+1); [m].i: \text{bit } i \text{ of the data memory } (i=0-6)$
 $[m].7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	√

RRCA [m]

Rotate right through carry and place result in accumulator

Description

Data of the specified data memory and the carry flag are together rotated right one bit. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation

$ACC.i \leftarrow [m].(i+1); [m].i: \text{bit } i \text{ of the data memory } (i=0-6)$
 $ACC.7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	√

SBC A,[m] Subtract data memory and carry from accumulator

Description The contents of the specified data memory and the complement of the carry flag are together subtracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + [\overline{m}] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SBCM A,[m] Subtract data memory and carry from accumulator

Description The contents of the specified data memory and the complement of the carry flag are together subtracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + [\overline{m}] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SDZ [m] Skip if decrement data memory is zero

Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaced to get the proper instruction. This makes a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if $([m]-1)=0$, $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SDZA [m]	Decrement data memory and place result in ACC, skip if zero																
Description	The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction, that makes a 2 cycle instruction. Otherwise proceed to the next instruction.																
Operation	Skip if $([m]-1)=0$, $ACC \leftarrow ([m]-1)$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	—	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	—	—	—										
SET [m]	Set data memory																
Description	Each bit of the specified data memory is set to one.																
Operation	$[m] \leftarrow FFH$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	—	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	—	—	—										
SET [m].i	Set bit of data memory																
Description	Bit i of the specified data memory is set to one.																
Operation	$[m].i \leftarrow 1$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	—	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	—	—	—										
SIZ [m]	Skip if increment data memory is zero																
Description	The contents of the specified data memory is incremented by one. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.																
Operation	Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$																
Affected flag(s)	<table><tr><td>TC2</td><td>TC1</td><td>TO</td><td>PD</td><td>OV</td><td>Z</td><td>AC</td><td>C</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr></table>	TC2	TC1	TO	PD	OV	Z	AC	C	—	—	—	—	—	—	—	—
TC2	TC1	TO	PD	OV	Z	AC	C										
—	—	—	—	—	—	—	—										

SIZE [m] Increment data memory and place result in ACC, skip if zero

Description The contents of the specified data memory is incremented by one. If the result is zero, the next instruction is skipped and the result stored in the accumulator. The data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $([m]+1)=0$, $ACC \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SNZ [m].i Skip if bit i of the data memory is not zero

Description If bit i of the specified data memory is not zero, the next instruction is skipped. If bit i of the data memory is not zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SUB A,[m] Subtract data memory from accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + \overline{[m]} + 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SUBM A,[m] Subtract data memory from accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC - \overline{[m]} + 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

SUB A,x

Subtract immediate data from accumulator

Description

The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

 $ACC \leftarrow ACC + \bar{x} + 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SWAP [m]

Swap nibbles within the data memory

Description

The low-order and high-order nibbles of the specified data memory (one of the data memory) are interchanged.

Operation

 $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SWAPA [m]

Swap data memory-place result in accumulator

Description

The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.

Operation

 $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$
 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SZ [m]

Skip if data memory is zero

Description

If the contents of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation

Skip if $[m]=0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SZA [m] Move data memory to ACC, skip if zero

Description The contents of the specified data memory is copied to accumulator. If the contents is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

SZ [m].i Skip if bit i of the data memory is zero

Description If bit i of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction. This is a 2-cycle instruction. Otherwise proceed to the next instruction.

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

TABRDC [m] Move ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)

TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

TABRDL [m] Move ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)

TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory performs a bit-wise logical Exclusive_OR operation and the result is stored in the accumulator.

Operation $ACC \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

XORM A,[m] Logical XOR data memory with accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The zero flag is affected.

Operation $[m] \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

XOR A,x Logical XOR immediate data to accumulator

Description Data in the the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The zero flag is affected.

Operation $ACC \leftarrow ACC \text{ "XOR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—