

# HD64530

## LAPD Controller

### Description

The HD64530 one-chip CMOS communications device supports the LAPD protocol and conforms to the ISDN (integrated services digital network) standard. LAPD is layer 2 of the international ISDN standard specified by CCITT recommendations I.440 and I.441. The HD64530 has a wide range of

applications, from ISDN terminals to exchanges.

Because of its asynchronous bus interface, it can also be used with the other processors.


### Features

- Supports CCITT recommendation I.440 and I.441 LAPD procedures
  - Processes ISDN layer 2 protocol (LAPD)
  - Reduces main processor load, improving system throughput
- Twenty-four simultaneous links
  - Up to twenty-four LAPD logical links may be established across the one physical link
  - Internal RAM stores context information for all twenty-four links
- Statistical counters
  - Forty counters for statistical information: Counters for specific frame types transmitted or received, transmission error, etc.
  - Reports counter status to host processor
- I.431 passive bus contention control
  - When operating as a TE on a passive bus, manages D-channel contention by monitoring the layer 1 (I.431) D-channel echo bit
- Selectable mode and parameters
  - Terminal/network mode, Transparent mode
  - Link supervision by timers
  - Parameters for each link
  - The values of SAPI and parameters N201, K, N200, T200, and T203 are programmable in the HD64530
- Chained transmit/receive data function
  - Long frames may be stored in multiple data buffers that are chained together and, except for UI and XID frames, may be transmitted or received
  - Transmitted UI and XID frames are limited to a single buffer in length
- High throughput through original architecture
  - High performance protocol processing and data transmission
- 8-64 kbps transfer data rate
  - Available for basic rate interface & primarily rate interface

### Ordering Information

| Type No.      | Max. Link Speed | Package             |
|---------------|-----------------|---------------------|
| HD64530A02Y   | 64 kbps         | 68 pin PGA (PC-68)  |
| HD64530A02CP  | 64 kbps         | 68 pin PLCC (CP-68) |
| HD64530RA03Y  | 2 Mbps          | 68 pin PGA (PC-68)  |
| HD64530RA03CP | 2 Mbps          | 68 pin PLCC (CP-68) |


Pin Arrangement (PC-68)



| Pin Code | Pin No. | Names                          | Pin Code | Pin No. | Names                          | Pin Code | Pin No. | Names                         |
|----------|---------|--------------------------------|----------|---------|--------------------------------|----------|---------|-------------------------------|
| A1       | 1       | $\overline{\text{IRQ}}$        | C8       | 66      | $\text{A}_{10}/\text{D}_2$     | H9       | 50      | $\text{V}_{\text{SS}}$        |
| A2       | 2       | $\text{S}/\overline{\text{U}}$ | C9       | 45      | $\text{A}_{13}/\text{D}_5$     | H10      | 17      | $\text{A}_{21}/\text{D}_{13}$ |
| A3       | 3       | NUM                            | C10      | 12      | $\text{A}_{14}/\text{D}_6$     | J1       | 29      | $\overline{\text{CS}}$        |
| A4       | 4       | $\text{A}_1$                   | D1       | 34      | $\text{R}/\overline{\text{W}}$ | J2       | 58      | TXC                           |
| A5       | 5       | $\text{V}_{\text{SS}}$         | D2       | 63      | $\overline{\text{LDS}}$        | J3       | 57      | $\text{V}_{\text{SS}}$        |
| A6       | 6       | $\phi$                         | D9       | 46      | $\text{A}_{15}/\text{D}_7$     | J4       | 56      | $\text{V}_{\text{CC}}$        |
| A7       | 7       | $\text{A}_4$                   | D10      | 13      | $\text{A}_{16}/\text{D}_8$     | J5       | 55      | PI2                           |
| A8       | 8       | $\text{A}_5$                   | E1       | 33      | $\text{V}_{\text{SS}}$         | J6       | 54      | PO1                           |
| A9       | 9       | $\text{A}_7$                   | E2       | 62      | $\text{V}_{\text{CC}}$         | J7       | 53      | NUM                           |
| A10      | 10      | $\text{A}_9/\text{D}_1$        | E9       | 47      | $\text{V}_{\text{SS}}$         | J8       | 52      | $\text{V}_{\text{CC}}$        |
| B1       | 36      | $\overline{\text{READY}}$      | E10      | 14      | $\text{A}_{17}/\text{D}_9$     | J9       | 51      | $\text{V}_{\text{CC}}$        |
| B2       | 37      | $\overline{\text{IACK}}$       | F1       | 32      | $\overline{\text{DBEN}}$       | J10      | 18      | $\text{A}_{23}/\text{D}_{15}$ |
| B3       | 38      | PF                             | F2       | 61      | $\overline{\text{DIN}}$        | K1       | 28      | $\overline{\text{BREQ}}$      |
| B4       | 39      | $\text{A}_2$                   | F9       | 48      | $\text{A}_{19}/\text{D}_{11}$  | K2       | 27      | TXD                           |
| B5       | 40      | $\text{V}_{\text{CC}}$         | F10      | 15      | $\text{A}_{18}/\text{D}_{10}$  | K3       | 26      | RXD                           |
| B6       | 41      | $\text{A}_3$                   | G1       | 31      | NC                             | K4       | 25      | RXC                           |
| B7       | 42      | $\text{A}_6$                   | G2       | 60      | $\overline{\text{AS}}$         | K5       | 24      | PI1                           |
| B8       | 43      | $\text{A}_8/\text{D}_0$        | G9       | 49      | $\text{A}_{22}/\text{D}_{14}$  | K6       | 23      | PIO                           |
| B9       | 44      | $\text{A}_{11}/\text{D}_3$     | G10      | 16      | $\text{A}_{20}/\text{D}_{12}$  | K7       | 22      | PO0                           |
| B10      | 11      | $\text{A}_{12}/\text{D}_4$     | H1       | 30      | $\overline{\text{ABEN}}$       | K8       | 21      | NUM                           |
| C1       | 35      | $\overline{\text{HDS}}$        | H2       | 59      | $\overline{\text{BACK}}$       | K9       | 20      | $\overline{\text{RES}}$       |
| C2       | 64      | $\overline{\text{AIN}}$        | H3       | 68      | RXE                            | K10      | 19      | $\overline{\text{BERR}}$      |
| C3       | 65      | NC                             | H8       | 67      | $\overline{\text{BRTRY}}$      |          |         |                               |

Note: NUM: Not User Mode, NC: No Connection

## Pin Arrangement (CP-68)



| Pin No. | Pin Code        | Pin No. | Pin Code                         | Pin No. | Pin Code        |
|---------|-----------------|---------|----------------------------------|---------|-----------------|
| 1       | V <sub>SS</sub> | 24      | A <sub>8</sub> /D <sub>0</sub>   | 47      | NUM *           |
| 2       | V <sub>CC</sub> | 25      | A <sub>9</sub> /D <sub>1</sub>   | 48      | NUM *           |
| 3       | R/W             | 26      | A <sub>10</sub> /D <sub>2</sub>  | 49      | PO0             |
| 4       | HDS             | 27      | A <sub>11</sub> /D <sub>3</sub>  | 50      | PO1             |
| 5       | LDS             | 28      | A <sub>12</sub> /D <sub>4</sub>  | 51      | PIO             |
| 6       | READY           | 29      | A <sub>13</sub> /D <sub>5</sub>  | 52      | PI1             |
| 7       | A <sub>IN</sub> | 30      | A <sub>14</sub> /D <sub>6</sub>  | 53      | PI2             |
| 8       | IRQ             | 31      | A <sub>15</sub> /D <sub>7</sub>  | 54      | RXC             |
| 9       | IACK            | 32      | A <sub>16</sub> /D <sub>8</sub>  | 55      | RXD             |
| 10      | NC **           | 33      | V <sub>SS</sub>                  | 56      | V <sub>SS</sub> |
| 11      | S/U             | 34      | A <sub>17</sub> /D <sub>9</sub>  | 57      | V <sub>CC</sub> |
| 12      | PF              | 35      | A <sub>18</sub> /D <sub>10</sub> | 58      | TXD             |
| 13      | NUM *           | 36      | A <sub>19</sub> /D <sub>11</sub> | 59      | TXC             |
| 14      | A <sub>1</sub>  | 37      | A <sub>20</sub> /D <sub>12</sub> | 60      | RXE             |
| 15      | A <sub>2</sub>  | 38      | A <sub>21</sub> /D <sub>13</sub> | 61      | BREQ            |
| 16      | V <sub>SS</sub> | 39      | A <sub>22</sub> /D <sub>14</sub> | 62      | BACK            |
| 17      | V <sub>CC</sub> | 40      | A <sub>23</sub> /D <sub>15</sub> | 63      | CS              |
| 18      | φ               | 41      | V <sub>SS</sub>                  | 64      | AS              |
| 19      | A <sub>3</sub>  | 42      | V <sub>CC</sub>                  | 65      | ABEN            |
| 20      | A <sub>4</sub>  | 43      | V <sub>CC</sub>                  | 66      | NC **           |
| 21      | A <sub>5</sub>  | 44      | BRTRY                            | 67      | DIN             |
| 22      | A <sub>6</sub>  | 45      | BERR                             | 68      | DBEN            |
| 23      | A <sub>7</sub>  | 46      | RES                              |         |                 |

\* NUM: Not Users Mode

\*\* NC: Non Connection

HD64530

Function Table


Table 1 summarizes HD64530 functions.

Table 1. HD64530 Function

| Feature                                                                         | Function                                                                                              |
|---------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------|
| Communication protocol                                                          | CCITT I.440 and I.441                                                                                 |
| Line rate (data rate)                                                           | 8 to 64 kbps, 8 kbps to 2 Mbps (High-speed version)                                                   |
| Number of lines                                                                 | One full-duplex line                                                                                  |
| Number of logical links                                                         | Up to 24 simultaneous logical links can be set                                                        |
| Operation mode                                                                  | TE Mode/NT Mode, *Transparent mode (Note)<br>(D channel contention management is included in TE mode) |
| Selectable parameters<br>(Timers and counters can<br>be selected for each link) | Maximum number of retransmissions (1 to 15) N200                                                      |
|                                                                                 | Maximum number of octets in an information field (1 to 16,383) N201                                   |
|                                                                                 | Maximum time allowed without acknowledged frames T200<br>(0.1 to 25.5 seconds, 0.1 second steps)      |
|                                                                                 | Maximum time allowed without frames being exchanged T203<br>(0.1 to 25.5 seconds, 0.1 second steps)   |
|                                                                                 | Maximum number of outstanding I frames (1 to 127) K                                                   |
| Diagnostics                                                                     | Timefill between frames (mark/flag)                                                                   |
|                                                                                 | Auto-echo                                                                                             |
|                                                                                 | Local loopback                                                                                        |
|                                                                                 | Auto echo and local loopback                                                                          |
| Peripheral I/O ports                                                            | 3 inputs, 2 outputs (general-purpose I/O, level detection)                                            |
| Data encoding                                                                   | NRZ serial data                                                                                       |
| Bus interface (asynchronous)                                                    | 16-bit MPU                                                                                            |
| Data transfer with memory                                                       | DMA                                                                                                   |
| Address space                                                                   | 16 Mbyte                                                                                              |
| Data bus width                                                                  | 16 bits (multiplexed with address bus)                                                                |


Note: Transparent Mode

Transmit; Transmit the data which is set by host CPU adding flags and FCS.  
Receive; Receive all the data between flags and FCS.



Frame format in Transparent Mode

# Block Diagram



System Block Configuration

Figure 1 is an example of a system configuration using the HD64530. The HD64530 processes the D channel signal received from the layer 1 interface circuit according to

LAPD procedure. The processed result is sent to the host MPU. Transmit data is transferred to the layer 1 interface circuit according to commands from the host MPU.




Figure 1. System Configuration Block Diagram