


**AT27C512R**

## Features

- **Low Power CMOS Operation**  
100  $\mu$ A max. Standby  
20 mA max. Active at 5 MHz
- **Fast Read Access Time - 120ns**
- **Wide Selection of JEDEC Standard Packages including OTP**  
28-Lead 600 mil Cerdip and OTP Plastic DIP or SOIC  
32-Pad LCC and OTP PLCC
- **5V  $\pm$  10% Supply**
- **High Reliability CMOS Technology**  
2000V ESD Protection  
200mA Latchup Immunity
- **Rapid Programming - 100 $\mu$ s/byte (typical)**
- **Two-line Control**
- **CMOS and TTL Compatible Inputs and Outputs**
- **Integrated Product Identification Code**
- **Military, Commercial and Industrial Temperature Ranges**
- **Fully Compatible with AT27C512**

### Block Diagram




### Description

The ATMEL 27C512R chip is a low-power, high performance 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 64K x 8. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 120ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

The AT27C512R meets or exceeds all specifications for the AT27C512. ATMEL's 1.2 micron scaled CMOS technology additionally provides lower active power consumption, and significantly faster programming. Power consumption is typically only 8mA in Active Mode and less than 10uA in Standby.

## Pin Configurations

PIN NAMES	
A0 - A15	Addresses
O0 - O7	Outputs
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}/\text{V}_{\text{PP}}$	Output Enable
NC	No Connect



**Note: PLCC package Pins 1 and 17 are DON'T CONNECT.**

**512K (64K x 8)**

UV

## Erasable

## CMOS

## EPROM

## Preliminary

T-46-13-29

△



## Description (Continued)

The AT27C512R comes in a choice of industry standard JEDEC-approved packages including; 28-pin DIP ceramic or one time programmable (OTP) plastic, 28-pin OTP plastic small outline (SOIC), and 32-pad ceramic leadless chip carrier (LCC), or OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.

With high density 64K byte storage capability, the AT27C512R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

ATMEL's 27C512R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

## Operating Modes

MODE \ PIN	$\overline{CE}$	$\overline{OE}/V_{PP}$	Ai	VCC	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	VCC	DOUT
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	X <sup>1</sup>	VCC	High Z
Standby	V <sub>IH</sub>	X	X	VCC	High Z
Rapid Program <sup>2</sup>	V <sub>IL</sub>	V <sub>PP</sub>	Ai	VCC	DIN
PGM Verify	V <sub>IL</sub>	V <sub>IL</sub>	Ai	VCC	DOUT
PGM Inhibit	V <sub>IH</sub>	V <sub>PP</sub>	X	VCC	High Z
Product Identification <sup>4</sup>	V <sub>IL</sub>	V <sub>IL</sub>	A9 = V <sub>H</sub> <sup>3</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1-A15 = V <sub>IL</sub>	VCC	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>. 2. Refer to Programming Characteristics. 3. V<sub>H</sub> = 12.0  $\pm$  0.5V.

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.

## Absolute Maximum Ratings\*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0V to +7.0V <sup>1</sup>
Voltage on A9 with Respect to Ground.....	-2.0V to +14.0V <sup>1</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground.....	-2.0V to +14.0V <sup>1</sup>
Integrated UV Erase Dose.....	7258 W $\cdot$ sec/cm <sup>2</sup>

Notes: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is VCC + 0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

**\*NOTICE:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Erase Characteristics

The entire memory array of the AT27C512R is erased (all outputs read as V<sub>OH</sub>) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W $\cdot$ sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

lated from the minimum integrated erasure dose of 15W $\cdot$ sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

# AT27C512R

## D.C. and A.C. Operating Conditions for Read Operation

		AT27C512R			
		-12	-15	-20	-25
Operating Temperature (case)	Com. Ind. Mil.	0°C - 70°C -40°C - 85°C -55°C - 125°C	0°C - 70°C -40°C - 85°C -55°C - 125°C	0°C - 70°C -40°C - 85°C -55°C - 125°C	0°C - 70°C -40°C - 85°C -55°C - 125°C
VCC Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

## D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = -0.1V to V <sub>CC</sub> + 1V		10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = -0.1V to V <sub>CC</sub> + 0.1V		10	μA
I <sub>SB</sub>	VCC <sup>1</sup> Standby Current	I <sub>SB1</sub> (CMOS)	Com.	100	μA
		CE = V <sub>CC</sub> - 0.3 to V <sub>CC</sub> + 1.0V	Ind., Mil.	200	μA
		I <sub>SB2</sub> (TTL)	Com.	2	mA
		CE = 2.0 to V <sub>CC</sub> + 1.0V	Ind., Mil.	3	mA
I <sub>CC</sub>	VCC Active Current	f = 5MHz, I <sub>OUT</sub> = 0mA, CE = V <sub>IL</sub>	Com.	20	mA
			Ind., Mil.	25	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA		V <sub>CC</sub> - 0.3	V
		I <sub>OH</sub> = -2.5mA		3.5	V
		I <sub>OH</sub> = -400μA		2.4	V


Note: 1. VCC must be applied simultaneously or before OE/V<sub>PP</sub>, and removed simultaneously or after OE/V<sub>PP</sub>.

## A.C. Characteristics for Read Operation


		AT27C512R					
		-12		-15		-20	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>4</sup>	Address to Output Delay	CE = OE/V <sub>PP</sub> = V <sub>IL</sub>	Com.	120	150	200	ns
t <sub>CE</sub> <sup>3</sup>	CE to Output Delay	OE/V <sub>PP</sub> = V <sub>IL</sub>		120	150	200	ns
t <sub>OE</sub> <sup>3,4</sup>	OE/V <sub>PP</sub> to Output Delay	CE = V <sub>IL</sub>		50	60	75	ns
t <sub>DF</sub> <sup>2,5</sup>	OE/V <sub>PP</sub> or CE High to Output Float	CE = V <sub>IL</sub>		45	50	55	ns
t <sub>OH</sub>	Output Hold from Address, CE or OE/V <sub>PP</sub> , whichever occurred first	CE = OE/V <sub>PP</sub> = V <sub>IL</sub>		0	0	0	ns

Notes: 2,3,4, and 5 - see AC Waveforms for Read Operation.

## Input Test Waveforms and Measurement Levels



## Output Test Load




Note: C<sub>L</sub> = 100pF including jig capacitance.





## A.C. Waveforms for Read Operation<sup>1</sup>




### Notes:

1. Timing measurement references are 0.8V and 2.0V. Input AC driving levels are 0.45V and 2.4V, unless otherwise specified.
2.  $t_{DP}$  is specified from  $\overline{OE}/V_{PP}$  or  $\overline{CE}$ , whichever occurs first.
3.  $\overline{OE}/V_{PP}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
4.  $\overline{OE}/V_{PP}$  may be delayed up to  $t_{ACC}-t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
5. This parameter is only sampled and is not 100% tested.

## Pin Capacitance( $f = 1\text{MHz}$ $T = 25^\circ\text{C}$ )

	Typ	Max	Units	Conditions
$C_{IN}$	4	6	pF	$V_{IN} = 0V$
$C_{OUT}$	8	12	pF	$V_{OUT} = 0V$
Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.				

## Programming Waveforms<sup>1</sup>



### Notes:

1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
2.  $t_{OE}$  and  $t_{IDFP}$  are characteristics of the device but must be accommodated by the programmer.

## AT27C512R

## D.C. Programming Characteristics

 $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{V}$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25\text{V}$ 

Symbol	Parameter	Test Conditions	Limits	Units
$I_{LI}$	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$	10	$\mu\text{A}$
$V_{IL}$	Input Low Level	(All Inputs)	-0.6 0.8	V
$V_{IH}$	Input High Level		2.0 $V_{CC} + 1$	V
$V_{OL}$	Output Low Volt.	$I_{OL} = 2.1\text{mA}$	.45	V
$V_{OH}$	Output High Volt.	$I_{OH} = -400\mu\text{A}$	2.4	V
$I_{CC2}$	VCC Supply Current (Program and Verify)		25	mA
$I_{PP2}$	$\overline{OE}/V_{PP}$ Current	$\overline{CE} = V_{IL}$	25	mA
$V_{ID}$	A9 Product Identification Voltage		11.5 12.5	V

## Rapid Programming Algorithm

A  $100\mu\text{s}$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one  $100\mu\text{s}$   $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive  $100\mu\text{s}$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $\overline{OE}/V_{PP}$  is then lowered to  $V_{IL}$  and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.

## A.C. Programming Characteristics

 $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{V}$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25\text{V}$ 

Symbol	Parameter	Test Conditions* Limits	Units
$t_{AS}$	Address Setup Time	(see Note 1)	$\mu\text{s}$
$t_{OES}$	$\overline{OE}/V_{PP}$ Setup Time		$\mu\text{s}$
$t_{OEH}$	$\overline{OE}/V_{PP}$ Hold Time		$\mu\text{s}$
$t_{DS}$	Data Setup Time		$\mu\text{s}$
$t_{AH}$	Address Hold Time		$\mu\text{s}$
$t_{DH}$	Data Hold Time		$\mu\text{s}$
$t_{DFP}$	$\overline{CE}$ High to Output Float Delay	(Note 2)	ns
$t_{VCS}$	VCC Setup Time		$\mu\text{s}$
$t_{PW}$	$\overline{CE}$ Program Pulse Width	(Note 3)	$\mu\text{s}$
$t_{PV}$	Data Valid from $\overline{CE}$	(Note 2)	$\mu\text{s}$
$t_{VR}$	$\overline{OE}/V_{PP}$ Recovery Time		$\mu\text{s}$
$t_{PRT}$	$\overline{OE}/V_{PP}$ Pulse Rise Time During Programming		ns

## \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) 20ns

Input Pulse Levels 0.45V to 2.4V

Input Timing Reference Level 0.8V to 2.0V


Output Timing Reference Level 0.8V to 2.0V

## Notes:

1.  $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$  and removed simultaneously or after  $\overline{OE}/V_{PP}$ .
2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
3. Program Pulse width tolerance is  $100\mu\text{s} \pm 5\%$ .

ATMEL's 27C512R Integrated  
Product Identification Code:

Pins	A0	O7	O6	O5	O4	O3	O2	O1	O0	Hex
Codes										Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D





## Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
120	20	0.1	AT27C512R-12DC AT27C512R-12LC	28DW6 32LW	Commercial (0°C to 70°C)
120	25	0.2	AT27C512R-12DI AT27C512R-12LI	28DW6 32LW	Industrial (-40°C to 85°C)
			AT27C512R-12DM AT27C512R-12LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C512R-12DM/883 AT27C512R-12LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	20	0.1	AT27C512R-15DC AT27C512R-15LC AT27C512R-15PC AT27C512R-15JC AT27C512R-15TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
150	25	0.2	AT27C512R-15DI AT27C512R-15LI AT27C512R-15PI AT27C512R-15JI AT27C512R-15TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C512R-15DM AT27C512R-15LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C512R-15DM/883 AT27C512R-15LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	20	0.1	AT27C512R-20DC AT27C512R-20LC AT27C512R-20PC AT27C512R-20JC AT27C512R-20TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
200	25	0.2	AT27C512R-20DI AT27C512R-20LI AT27C512R-20PI AT27C512R-20JI AT27C512R-20TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C512R-20DM AT27C512R-20LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C512R-20DM/883 AT27C512R-20LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

## Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
250	20	0.1	AT27C512R-25DC AT27C512R-25LC AT27C512R-25PC AT27C512R-25JC AT27C512R-25TC	28DW6 32LW 28P6 32J 28T	Commercial (0°C to 70°C)
250	25	0.2	AT27C512R-25DI AT27C512R-25LI AT27C512R-25PI AT27C512R-25JI AT27C512R-25TI	28DW6 32LW 28P6 32J 28T	Industrial (-40°C to 85°C)
			AT27C512R-25DM AT27C512R-25LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27C512R-25DM/883 AT27C512R-25LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

4

## Package Type

Package Type	
28DW6	28 Lead, 0.6", Windowed Cerdip
32J	32 Lead, Plastic J-Lead Chip Carrier
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier
28P6	28 Lead, 0.6" Wide, Plastic Dual-In-Line
28T	28 Lead, Wide Footprint, Plastic Gull Wing SOIC

