

NEC**MOS INTEGRATED CIRCUIT** **μ PD780021Y, 780022Y, 780023Y, 780024Y****8-BIT SINGLE-CHIP MICROCONTROLLERS****DESCRIPTION**

The μ PD780021Y, 780022Y, 780023Y, and 780024Y are products based on the μ PD780021, 780022, 780023, and 780024, with an I²C bus interface supporting multimaster added to make them suitable for application in AV equipment.

A flash memory version, the μ PD78F0034Y, and various development tools are available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μ PD780024, 780034, 780024Y, 780034Y Subseries User's Manual : U12022E
78K/0 Series User's Manual – Instructions : U12326E

FEATURES

- Internal ROM and RAM

Part Number	Item	Program Memory (Internal ROM)	Data Memory (Internal High-Speed RAM)	Package
μ PD780021Y		8 Kbytes	512 bytes	• 64-pin plastic shrink DIP (750 mils) • 64-pin plastic QFP (14 × 14 mm) • 64-pin plastic LQFP (12 × 12 mm)
μ PD780022Y		16 Kbytes		
μ PD780023Y		24 Kbytes	1024 bytes	
μ PD780024Y		32 Kbytes		

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time: 0.24 μ s (at f_x = 8.38-MHz operation)
- I/O ports: 51 (N-ch open-drain 5-V withstand voltage: 4)
- ★ 8-bit resolution A/D converter: 8 channels (AV_{DD} = 2.7 to 5.5 V)
- Serial interface: 3 channels
- Timer: 5 channels
- Power supply voltage: V_{DD} = 1.8 to 5.5 V

APPLICATIONS

Telephones, home electric appliances, pagers, AV equipment, car audios, office automation equipment, etc.

The information in this document is subject to change without notice.

ORDERING INFORMATION

Part Number	Package
μ PD780021YCW-xxx	64-pin plastic shrink DIP (750 mils)
μ PD780021YGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)
μ PD780021YGK-xxx-8A8	64-pin plastic LQFP (12 × 12 mm)
μ PD780022YCW-xxx	64-pin plastic shrink DIP (750 mils)
μ PD780022YGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)
μ PD780022YGK-xxx-8A8	64-pin plastic LQFP (12 × 12 mm)
μ PD780023YCW-xxx	64-pin plastic shrink DIP (750 mils)
μ PD780023YGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)
μ PD780023YGK-xxx-8A8	64-pin plastic LQFP (12 × 12 mm)
μ PD780024YCW-xxx	64-pin plastic shrink DIP (750 mils)
μ PD780024YGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)
μ PD780024YGK-xxx-8A8	64-pin plastic LQFP (12 × 12 mm)


Remark xxx indicates the ROM code suffix.

★ 78K/0 SERIES PRODUCT DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.



Y subseries products are compatible with I²C bus.



Note Under planning

The major functional differences among the Y subseries are shown below.

Function Subseries Name		ROM Capacity	Configuration of Serial Interface	I/O	V _{DD} MIN. Value
Control	μ PD78078Y	48 K to 60 K	3-wire/2-wire/I ² C : 1 ch	88	1.8 V
	μ PD78070A	—	3-wire with automatic transmit/receive function : 1 ch 3-wire/UART : 1 ch	61	2.7 V
	μ PD780018AY	48 K to 60 K	3-wire with automatic transmit/receive function : 1 ch Time-division 3-wire : 1 ch I ² C bus (multimaster supported) : 1 ch	88	
	μ PD780058Y	24 K to 60 K	3-wire/2-wire/I ² C : 1 ch 3-wire with automatic transmit/receive function : 1 ch 3-wire/time-division UART : 1 ch	68	1.8 V
	μ PD78058FY	48 K to 60 K	3-wire/2-wire/I ² C : 1 ch 3-wire with automatic transmit/receive function : 1 ch	69	2.7 V
	μ PD78054Y	16 K to 60 K	3-wire/UART : 1 ch		2.0 V
	μ PD780034Y	8 K to 32 K	UART : 1 ch 3-wire : 1 ch	51	1.8 V
	μ PD780024Y		I ² C bus (multimaster supported) : 1 ch		
	μ PD78018FY	8 K to 60 K	3-wire/2-wire/I ² C : 1 ch 3-wire with automatic transmit/receive function : 1 ch	53	
	μ PD78014Y	8 K to 32 K	3-wire/2-wire/SBI/I ² C : 1 ch 3-wire with automatic transmit/receive function : 1 ch		2.7 V
	μ PD78002Y	8 K to 16 K	3-wire/2-wire/SBI/I ² C : 1 ch		
LCD drive	μ PD780308Y	48 K to 60 K	3-wire/2-wire/I ² C : 1 ch 3-wire/time-division UART : 1 ch 3-wire : 1 ch	57	2.0 V
	μ PD78064Y	16 K to 32 K	3-wire/2-wire/I ² C : 1 ch 3-wire/UART : 1 ch	57	

Remark The functions other than the serial interface are common to the Subseries without Y.

FUNCTION OVERVIEW

Part Number		μ PD780021Y	μ PD780022Y	μ PD780023Y	μ PD780024Y
Item					
Internal memory	ROM	8 Kbytes	16 Kbytes	24 Kbytes	32 Kbytes
	High-speed RAM	512 bytes		1024 bytes	
Memory space		64 Kbytes			
General-purpose registers		8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)			
Minimum instruction execution time		On-chip variable function of minimum instruction execution time			
	When main system clock selected	0.24 μ s/0.48 μ s/0.95 μ s/1.91 μ s/3.81 μ s (at 8.38-MHz operation)			
	When subsystem clock selected	122 μ s (at 32.768-kHz operation)			
Instruction set		• 16-bit operation • Multiply/divide (8 bits $\times$ 8 bits, 16 bits $\div$ 8 bits) • Bit manipulate (set, reset, test, Boolean operation) • BCD adjust, etc.			
I/O ports		Total : 51 • CMOS input : 8 • CMOS I/O : 39 • N-ch open-drain I/O (5-V withstand voltage) : 4			
A/D converter		• 8-bit resolution $\times$ 8 channels • Low-voltage operation available: $AV_{DD} = 2.7$ to 5.5 V			
Serial interface		• 3-wire serial I/O mode : 1 channel • UART mode : 1 channel • I²C bus mode (multimaster supported) : 1 channel			
Timer		• 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel			
Timer output		3 (8-bit PWM output capable: 2)			
Clock output		• 65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (at 8.38-MHz operation with main system clock) • 32.768 kHz (at 32.768-kHz operation with subsystem clock)			
Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (at 8.38-MHz operation with main system clock)			
Vectored interrupt source	Maskable	Internal : 13, external : 5			
	Non-maskable	Internal : 1			
	Software	1			
Power supply voltage		$V_{DD} = 1.8$ to 5.5 V			
Operating ambient temperature		$T_A = -40$ to $+85^\circ\text{C}$			
Package		• 64-pin plastic shrink DIP (750 mils) • 64-pin plastic QFP (14 $\times$ 14 mm) • 64-pin plastic LQFP (12 $\times$ 12 mm)			


★

CONTENTS

1. PIN CONFIGURATION (Top View)	7
2. BLOCK DIAGRAM	10
3. PIN FUNCTIONS	11
3.1 Port Pins	11
3.2 Non-port Pins	12
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	14
4. MEMORY SPACE	16
5. PERIPHERAL HARDWARE FUNCTION FEATURES	17
5.1 Ports	17
5.2 Clock Generator	18
5.3 Timer/Counter	19
5.4 Clock Output/Buzzer Output Control Circuit	23
5.5 A/D Converter	24
5.6 Serial Interface	25
6. INTERRUPT FUNCTIONS	28
7. EXTERNAL DEVICE EXPANSION FUNCTIONS	31
8. STANDBY FUNCTIONS	31
9. RESET FUNCTIONS	31
10. INSTRUCTION SET	32
★ 11. ELECTRICAL SPECIFICATIONS	34
12. PACKAGE DRAWINGS	55
APPENDIX A. DEVELOPMENT TOOLS	58
APPENDIX B. RELATED DOCUMENTS	61

1. PIN CONFIGURATION (Top View)

• 64-pin plastic shrink DIP (750 mils)

 μ PD780021YCW-xxx, 780022YCW-xxx, 780023YCW-xxx, 780024YCW-xxx

- Cautions**
1. Connect the IC (Internally Connected) pin directly to V_{SS0} or V_{SS1}.
 2. Connect the AV_{SS} pin to V_{SS0}.


Remark When the μ PD780021Y, 780022Y, 780023Y, and 780024Y are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V_{DD0} and V_{DD1} individually and connecting V_{SS0} and V_{SS1} to different ground lines, is recommended.

• 64-pin plastic QFP (14 × 14 mm)

μPD780021YGC-xxx-AB8, 780022YGC-xxx-AB8, 780023YGC-xxx-AB8, 780024YGC-xxx-AB8

• 64-pin plastic LQFP (12 × 12 mm)

μPD780021YGK-xxx-8A8, 780022YGK-xxx-8A8, 780023YGK-xxx-8A8, 780024YGK-xxx-8A8




- ★ **Cautions**
1. Connect the IC (Internally Connected) pin directly to VSS0 or VSS1.
 2. Connect the AVSS pin to VSS0.

Remark When the μPD780021Y, 780022Y, 780023Y, and 780024Y are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to VDD0 and VDD1 individually and connecting VSS0 and VSS1 to different ground lines, is recommended.

A8 to A15	: Address Bus	P70 to P75	: Port 7
AD0 to AD7	: Address/Data Bus	PCL	: Programmable Clock
ADTRG	: AD Trigger Input	<u>RD</u>	: Read Strobe
ANI0 to ANI7	: Analog Input	<u>RESET</u>	: Reset
ASCK0	: Asynchronous Serial Clock	RxD0	: Receive Data
ASTB	: Address Strobe	<u>SCK30</u>	: Serial Clock
AVDD	: Analog Power Supply	SCL0	: Serial Clock
AVREF	: Analog Reference Voltage	SDA0	: Serial Data
AVSS	: Analog Ground	SI30	: Serial Input
BUZ	: Buzzer Clock	SO30	: Serial Output
IC	: Internally Connected	TI00, TI01, TI50, TI51	: Timer Input
INTP0 to INTP3	: Interrupt from Peripherals	TO0, TO50, TO51	: Timer Output
P00 to P03	: Port 0	TxD0	: Transmit Data
P10 to P17	: Port 1	V _{DD0} , V _{DD1}	: Power Supply
P20 to P25	: Port 2	V _{SS0} , V _{SS1}	: Ground
P30 to P36	: Port 3	<u>WAIT</u>	: Wait
P40 to P47	: Port 4	<u>WR</u>	: Write Strobe
P50 to P57	: Port 5	X1, X2	: Crystal (Main System Clock)
P64 to P67	: Port 6	XT1, XT2	: Crystal (Subsystem Clock)

2. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities depend on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	I/O	Port 0 4-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software.		Input	INTP0
P01					INTP1
P02					INTP2
P03					INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port.		Input	ANI0 to ANI7
P20	I/O	Port 2 6-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software.		Input	SI30
P21					SO30
P22					SCK30
P23					RxD0
P24					TxD0
P25					ASCK0
P30	I/O	Port 3 7-bit input/output port. Input/output can be specified bit-wise.	N-ch open-drain input/output port. P30 and P31 on-chip pull-up resistors can be specified by mask option. LEDs can be driven directly.	Input	—
P31					SDA0
P32					SCL0
P33		When used as an input port, an on-chip pull-up resistor can be connected by software.	—		
P34					
P35					
P36					
P40 to P47	I/O	Port 4 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software. Interrupt request flag (KRIF) is set to 1 by the falling edge detection.		Input	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit input/output port. LEDs can be driven directly. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software.		Input	A8 to A15
P64	I/O	Port 6 4-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software.		Input	$\overline{\text{RD}}$
P65					$\overline{\text{WR}}$
P66					$\overline{\text{WAIT}}$
P67					ASTB

3.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 6-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be connected by software.	Input	TI00/TO0
P71				TI01
P72				TI50/TO50
P73				TI51/TO51
P74				PCL
P75				BUZ

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising edge and falling edge) can be specified.	Input	P00
INTP1				P01
INTP2				P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input.	Input	P20
SO30	Output	Serial interface serial data output.	Input	P21
SDA0	I/O	Serial interface serial data input/output.	Input	P32
SCK30	I/O	Serial interface serial clock input/output.	Input	P22
SCL0				P33
RxD0	Input	Serial data input for asynchronous serial interface.	Input	P23
TxD0	Output	Serial data output for asynchronous serial interface.	Input	P24
ASCK0	Input	Serial clock input for asynchronous serial interface.	Input	P25
TI00	Input	External count clock input to 16-bit timer (TM0).	Input	P70/TO0
		Capture trigger input to capture register (CR01) of 16-bit timer (TM0).		
TI01		Capture trigger input to capture register (CR00) of 16-bit timer (TM0).		P71
TI50		External count clock input to 8-bit timer (TM50).		P72/TO50
TI51		External count clock input to 8-bit timer (TM51).		P73/TO51
TO0	Output	16-bit timer (TM0) output.	Input	P70/TO0
TO50		8-bit timer (TM50) output (shared with 8-bit PWM output).	Input	P72/TO50
TO51		8-bit timer (TM51) output (shared with 8-bit PWM output).		P73/TO51
PCL	Output	Clock output (for trimming of main system clock and subsystem clock).	Input	P74
BUZ	Output	Buzzer output.	Input	P75
AD0 to AD7	I/O	Lower address/data bus for extending memory externally.	Input	P40 to P47
A8 to A15	Output	Higher address bus for extending memory externally.	Input	P50 to P57
$\overline{\text{RD}}$	Output	Strobe signal output for read operation of external memory.	Input	P64
$\overline{\text{WR}}$		Strobe signal output for write operation of external memory.		P65
$\overline{\text{WAIT}}$	Input	Inserting wait for accessing external memory.	Input	P66
ASTB	Output	Strobe output which externally latches address information output to port 4 and port 5 to access external memory.	Input	P67

3.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input.	Input	P03/INTP3
AV _{REF}	Input	A/D converter reference voltage input.	—	—
AV _{DD}	—	A/D converter analog power supply. Set the same potential as that of V _{DD0} or V _{DD1} .	—	—
AV _{SS}	—	A/D converter ground potential. Set the same potential as that of V _{SS0} or V _{SS1} .	—	—
RESET	Input	System reset input.	—	—
X1	Input	Connecting crystal resonator for main system clock oscillation.	—	—
X2	—		—	—
XT1	Input	Connecting crystal resonator for subsystem clock oscillation.	—	—
XT2	—		—	—
V _{DD0}	—	Positive power supply for ports.	—	—
V _{SS0}	—	Ground potential of ports.	—	—
V _{DD1}	—	Positive power supply (except ports).	—	—
V _{SS1}	—	Ground potential (except ports).	—	—
IC	—	Internally connected. Connect directly to V _{SS0} or V _{SS1} .	—	—

★


3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1.
For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Input/Output Circuit Type of Each Pin

	Pin Name	Input/output Circuit Type	I/O	Recommended Connection when not Used	
	P00/INTP0	8-C	Input	Independently connect to V _{SS0} via a resistor .	
	P01/INTP1				
	P02/INTP2				
	P03/INTP3				
	P10/ANI0 to P17/ANI7	25	Input	Independently connect to V _{DD0} or V _{SS0} via a resistor.	
	P20/SI30	8-C	Input/output		
	P21/SO30	5-H			
	P22/SCK30	8-C			
	P23/RxD0				
	P24/TxD0	5-H			
	P25/ASCK0	8-C			
	P30, P31	13-Q	Input/output	Independently connect to V _{DD0} via a resistor .	
★	P32/SDA0	13-R			
★	P33/SCL0				
	P34	8-C		Independently connect to V _{DD0} or V _{SS0} via a resistor .	
	P35	5-H			
	P36	8-C			
	P40/AD0 to P47/AD7	5-H	Input/output	Independently connect to V _{DD0} via a resistor.	
	P50/A8 to P57/A15			Independently connect to V _{DD0} or V _{SS0} via a resistor.	
	P64/RD				
	P65/WR				
	P66/WAIT				
	P67/ASTB				
	P70/TI00/TO0	8-C			
	P71/TI01				
	P72/TI50/TO50				
	P73/TI51/TO51				
	P74/PCL	5-H			
	P75/BUZ				
	RESET	2	Input	—	
	XT1	16		Connect to V _{DD0} .	
	XT2		—	Leave open.	
	AV _{DD}	—		Connect to V _{DD0} .	
★	AV _{REF}			Connect to V _{SS0} .	
★	AV _{SS}				
★	IC			Connect directly to V _{SS0} or V _{SS1} .	


Figure 3-1. Pin Input/Output Circuits



4. MEMORY SPACE

Figure 4-1 shows the memory map of the μ PD780021Y, 780022Y, 780023Y, and 780024Y.

Figure 4-1. Memory Map



Note The internal ROM capacity and internal high-speed RAM capacity depend on the products (see the following table).

Part Number	Internal ROM Last Address nnnnH	Internal High-Speed RAM Start Address mmmmH
μ PD780021Y	1FFFH	FD00H
μ PD780022Y	3FFFH	
μ PD780023Y	5FFFH	FB00H
μ PD780024Y	7FFFH	

5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 Ports

The following 3 types of I/O ports are available.

- CMOS input (Port 1) : 8
 - CMOS input/output (Port 0, Port 2 to Port 7) : 39
 - N-channel open-drain input/output (P30 to P33) : 4
-
- Total : 51

Table 5-1. Port Functions

Name	Pin Name	Function
Port 0	P00 to P03	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software.
Port 1	P10 to P17	Input-only port pins.
Port 2	P20 to P25	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software.
Port 3	P30 to P33	N-ch open-drain input/output port pins. Input/output specifiable bit-wise. On-chip pull-up resistor can be connected by mask option. LEDs can be driven directly.
	P34 to P36	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software.
Port 4	P40 to P47	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software. Test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software. LEDs can be driven directly.
Port 6	P64 to P67	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software.
Port 7	P70 to P75	Input/output port pins. Input/output specifiable bit-wise. When used as input port pins, on-chip pull-up resistor can be connected by software.


5.2 Clock Generator

A system clock generator is incorporated.

Also, the variation of the minimum instruction execution time is available.

- 0.24 μ s/0.48 μ s/0.95 μ s/1.91 μ s/3.81 μ s (at 8.38-MHz operation with main system clock)
- 122 μ s (at 32.768-kHz operation with subsystem clock)

Figure 5-1. Block Diagram of Clock Generator



5.3 Timer/Counter

Five timer/counter channels are incorporated.

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Operations of Timer/Event Counter


	16-Bit Timer/ Event Counter TM0	8-Bit Timer/ Event Counter TM50, TM51	Watch Timer	Watchdog Timer
Operation mode				
Interval timer	2 channels ^{Note 1}	2 channels	1 channel ^{Note 2}	1 channel ^{Note 3}
External event counter	1 channel	2 channels	—	—
Function				
Timer output	1 output	2 outputs	—	—
PWM output	—	2 outputs	—	—
Pulse width measurement	2 inputs	—	—	—
Square wave output	1 output	2 outputs	—	—
One-shot pulse output	1 output	—	—	—
Interrupt source	2	2	2	1

Notes 1. When capture/compare registers 00, 01 (CR00, CR01) are both specified as compare registers

2. The watch timer can perform both watch timer and interval timer functions at the same time.


3. The watchdog timer has the watchdog timer and interval timer functions. However, use the watchdog timer by selecting either the watchdog timer function or the interval timer function.

Figure 5-2. Block Diagram of 16-bit Timer/Event Counter TM0




The block diagram illustrates the internal architecture of the Timer/Counter 51 (TM51). It features an 8-bit counter (TM51) and an 8-bit compare register (CR51), both interfaced with the internal bus. The counter is controlled by a selector that chooses between various clock sources: $f_x/2$, $f_x/2^3$, $f_x/2^5$, $f_x/2^7$, $f_x/2^9$, and $f_x/2^{11}$. The counter's output is compared with the CR51 register. A match signal is sent to a mask circuit, which also receives an external input. The mask circuit's output is connected to a selector that produces the INTTM51 interrupt signal. The counter's overflow (OVF) signal is connected to a selector that chooses between different timer modes, controlled by the Timer mode control register 51 (TMC51). The TMC51 register is also interfaced with the internal bus. The counter's output is also connected to a selector that chooses between different timer modes, controlled by the Timer mode control register 51 (TMC51). The counter's output is also connected to a selector that chooses between different timer modes, controlled by the Timer mode control register 51 (TMC51). The counter's output is also connected to a selector that chooses between different timer modes, controlled by the Timer mode control register 51 (TMC51).

Figure 5-5. Block Diagram of Watch Timer



★

Figure 5-6. Block Diagram of Watchdog Timer



5.4 Clock Output/Buzzer Output Control Circuit

A clock output/buzzer output control circuit (CKU) is incorporated.

Clocks with the following variation of frequency can be output as a clock output.


- 65.5 kHz/131 kHz/262 kHz/524 kHz/1.05 MHz/2.10 MHz/4.19 MHz/8.38 MHz (at 8.38-MHz operation with main system clock)
- 32.768 kHz (at 32.768-kHz operation with subsystem clock)

Clocks with the following variation of frequency can be output as a buzzer output.

- 1.02 kHz/2.05 kHz/4.10 kHz/8.19 kHz (at 8.38-MHz operation with main system clock)

★

Figure 5-7. Block Diagram of Clock Output/Buzzer Output Control Circuit CKU




5.5 A/D Converter

An A/D converter of 8-bit resolution $\times$ 8 channels is incorporated.

The following two types of the A/D conversion operation start-up methods are available.

- Hardware start
- Software start

Figure 5-8. Block Diagram of A/D Converter



5.6 Serial Interface

Three channels of the serial interface are incorporated.

- Serial interface UART0
- Serial interface SIO30
- Serial interface IIC0

(1) Serial interface UART0

The serial interface UART0 has two modes, asynchronous serial interface (UART) mode and infrared data transfer mode.

- **Asynchronous serial interface (UART) mode**

This mode enables full-duplex operation wherein one byte of data is transmitted and received after the start bit.

The on-chip dedicated UART baud rate generator enables communication using a wide range of selectable baud rates. In addition, a baud rate can be also defined by dividing the clock input to the ASCK0 pin.

The dedicated UART baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).


★

- **Infrared data transfer mode**

This mode enables pulse output and pulse reception in data format.

This mode can be used for office equipment applications such as personal computers.

Figure 5-9. Block Diagram of Serial Interface UART0



(2) Serial interface SIO30

The serial interface SIO30 has the 3-wire serial I/O mode.

- 3-wire serial I/O mode (fixed as MSB first)**


This is an 8-bit data transfer mode using three lines: serial clock line ($\overline{\text{SCK30}}$), serial output line (SO30), and serial input line (SI30).

Since simultaneous transmit and receive operations are available in the 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in 8-bit data in the serial transfer is fixed as MSB.

The 3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

Figure 5-10. Block Diagram of Serial Interface SIO30



(3) Serial interface IIC0


The serial interface IIC0 has the I²C (Inter IC) bus mode (multimaster supported).

- I²C bus mode (multimaster supported)**

This is an 8-bit data transfer mode using two lines: serial clock line (SCL0) and serial data bus line (SDA0). This mode complies with the I²C bus format, and can output "start condition", "data", and stop condition" during transmission via the serial data bus. These data are automatically detected by hardware during reception.

Since the SCL0 and SDA0 are open-drain outputs in IIC0, pull-up resistors for the serial clock line and the serial data bus line are required.

★ **Figure 5-11. Block Diagram of Serial Interface IIC0**



6. INTERRUPT FUNCTIONS

There are 20 interrupt functions of three different types, as shown below.

- Non-maskable: 1
- Maskable : 18
- Software : 1



Table 6-1. Interrupt Source List


Type of Interrupt	Default Priority ^{Note 1}	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Non-maskable	—	INTWDT	Watchdog timer overflow (watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTSER0	Generation of serial interface UART0 reception error	Internal	000EH	(B)
	6	INTSR0	End of serial interface UART0 reception		0010H	
	7	INTST0	End of serial interface UART0 transmission		0012H	
	8	INTCSI30	End of serial interface SIO3 (SIO30) transfer		0014H	
	9	INTIIC0	End of serial interface IIC0 transfer		0016H	
	10	INTWTI	Reference time interval signal from watch timer		001AH	
	11	INTTM00	Generation of coincidence signal of 16-bit timer register and capture/compare register 00 (CR00) (when CR00 is specified as compare register)		001CH	
	12	INTTM01	Generation of coincidence signal of 16-bit timer register and capture/compare register 01 (CR01) (when CR01 is specified as compare register)		001EH	
	13	INTTM50	Generation of coincidence signal of 8-bit timer/event counter 50		0020H	
	14	INTTM51	Generation of coincidence signal of 8-bit timer/event counter 51		0022H	
	15	INTAD0	End of conversion by A/D converter		0024H	
	16	INTWT	Watch timer overflow		0026H	
	17	INTKR	Falling edge detection of port 4	External	0028H	(D)
Software	—	BRK	BRK instruction execution	—	003EH	(E)

Notes 1. The default priority is a priority order when two or more maskable interrupt requests are generated simultaneously. 0 is the highest order and 17, the lowest.


2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1, respectively.

Figure 6-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0 to INTP3)






Figure 6-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (INTKR)**(E) Software Interrupt**

IF : Interrupt request flag
 IE : Interrupt enable flag
 ISP : In-service priority flag
 MK : Interrupt mask flag
 PR : Priority specification flag

7. EXTERNAL DEVICE EXPANSION FUNCTIONS


The external device expansion functions connect external devices to areas other than the internal ROM, RAM and SFR. Ports 4 to 6 are used for external device connection.

8. STANDBY FUNCTIONS

There are the following two standby functions to reduce the consumption current.

- HALT mode: The CPU operating clock is stopped. The average consumption current can be reduced by intermittent operation in combination with the normal operating mode.
- STOP mode: The system clock oscillation is stopped. The whole operation by the system clock is stopped, so that the system operates with ultra-low power consumption.

Figure 8-1. Standby Function



9. RESET FUNCTIONS

There are the following two reset methods.

- External reset by $\overline{\text{RESET}}$ pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second operand First operand	#byte	A	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second operand First operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE or HL**(3) Bit manipulation instructions**

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second operand First operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second operand First operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Test Conditions		Ratings	Unit
Supply voltage	V _{DD}			−0.3 to +6.5	V
	AV _{DD}			−0.3 to V _{DD} + 0.3	V
	AV _{REF}			−0.3 to V _{DD} + 0.3	V
	AV _{SS}			−0.3 to +0.3	V
Input voltage	V _{I1}	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, X1, X2, XT1, XT2, RESET		−0.3 to V _{DD} + 0.3	V
	V _{I2}	P30 to P33	N-ch open-drain	−0.3 to V _{DD} + 0.3	V
Output voltage	V _O			−0.3 to V _{DD} + 0.3	V
Analog input voltage	V _{AN}	P10 to P17	Analog input pin	AV _{SS} − 0.3 to AV _{REF} + 0.3 and −0.3 to V _{DD} + 0.3	V
High-level output current	I _{OH}	Per pin		−10	mA
		Total for P00 to P03, P40 to P47, P50 to P57, P64 to P67, P70 to P75		−15	mA
		Total for P20 to P25, P30 to P36		−15	mA
Low-level output current	I _{OL} Note	Per pin for P00 to P03, P20 to P25, P34 to P36, P40 to P47, P64 to P67, P70 to P75	Peak value	20	mA
			Effective value	10	mA
		Per pin for P30 to P33, P50 to P57	Peak value	30	mA
			Effective value	15	mA
		Total for P00 to P03, P40 to P47, P64 to P67, P70 to P75	Peak value	50	mA
			Effective value	20	mA
		Total for P20 to P25	Peak value	20	mA
			Effective value	10	mA
		Total for P30 to P36	Peak value	100	mA
			Effective value	70	mA
		Total for P50 to P57	Peak value	100	mA
			Effective value	70	mA
Operating ambient temperature	T _A			Peak value −40 to +85	°C
Storage temperature	T _{stg}			Effective value −65 to +150	°C

Note The effective value should be calculated as follows: [Effective value] = [Peak value] × $\sqrt{\text{duty}}$




Caution Product quality may suffer if the absolute maximum rating is exceeded for even single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions ensuring that the absolute maximum ratings are not exceeded.

Capacitance ($T_A = 25^\circ\text{C}$, $V_{DD} = V_{SS} = 0\text{ V}$)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$f = 1\text{ MHz}$ Unmeasured pins returned to 0 V.				15	pF
I/O capacitance	C_{IO}	$f = 1\text{ MHz}$ Unmeasured pins returned to 0 V.	P00 to P03, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75			15	pF
			P30 to P33			20	pF

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.

Main System Clock Oscillation Circuit Characteristics ($T_A = -40$ to 85°C , $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f_x) ^{Note 1}	$V_{DD} = 4.5$ to 5.5 V	1.0		8.38	MHz
				1.0		5.0	
		Oscillation stabilization time ^{Note 2}	After V_{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency (f_x) ^{Note 1}	$V_{DD} = 4.5$ to 5.5 V	1.0		8.38	MHz
				1.0		5.0	
		Oscillation stabilization time ^{Note 2}	$V_{DD} = 4.5$ to 5.5 V			10	ms
						30	
External clock		X1 input frequency (f_x) ^{Note 1}	$V_{DD} = 4.5$ to 5.5 V	1.0		8.38	MHz
						5.0	
		X1 input high-/low-level width (t_{XH} , t_{XL})	$V_{DD} = 4.5$ to 5.5 V	50		500	ns
				85		500	

- Notes**
1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.
 2. Time required to stabilize oscillation after reset or STOP mode release.



Cautions

1. When using the main system clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a line through which a high fluctuating current flows.
- Always keep the ground point of the oscillator to the same potential as V_{SS1} .
- Do not ground the capacitor to a ground pattern in which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

Subsystem Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f_{XT}) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}	$V_{DD} = 4.5$ to 5.5 V		1.2	2	s
						10	
External clock		XT1 input frequency (f_{XT}) ^{Note 1}		32		100	kHz
		XT1 input high-/low-level width (t_{XTH} , t_{XTL})		5		15	μs

Notes 1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.

2. Time required to stabilize oscillation after V_{DD} reaches oscillation voltage MIN.

Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a line through which a high fluctuating current flows.
- Always keep the ground point of the oscillator to the same potential as V_{SS1} .
- Do not ground the capacitor to a ground pattern in which a high current flows.
- Do not fetch signals from the oscillator.

2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P21, P24, P35, P40 to P47, P50 to P57, P64 to P67, P74, P75	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		V _{DD}	V
				0.8 V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P03, P20, P22, P23, P25, P34, P36, P70 to P73, RESET	V _{DD} = 2.7 to 5.5 V	0.8 V _{DD}		V _{DD}	V
				0.85 V _{DD}		V _{DD}	V
	V _{IH3}	P30 to P33 (N-ch open-drain)	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		5.5	V
				0.8 V _{DD}		5.5	V
	V _{IH4}	X1, X2	V _{DD} = 2.7 to 5.5 V	V _{DD} − 0.5		V _{DD}	V
				V _{DD} − 0.2		V _{DD}	V
V _{IH5}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	0.8 V _{DD}		V _{DD}	V	
			0.9 V _{DD}		V _{DD}	V	
Input voltage, low	V _{IL1}	P10 to P17, P21, P24, P35, P40 to P47, P50 to P57, P64 to P67, P74, P75	V _{DD} = 2.7 to 5.5 V	0		0.3 V _{DD}	V
				0		0.2 V _{DD}	V
	V _{IL2}	P00 to P03, P20, P22, P23, P25, P34, P36, P70 to P73, RESET	V _{DD} = 2.7 to 5.5 V	0		0.2 V _{DD}	V
				0		0.15 V _{DD}	V
	V _{IL3}	P30 to P33	4.5 V ≤ V _{DD} ≤ 5.5 V	0		0.3 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0		0.2 V _{DD}	V
			1.8 V ≤ V _{DD} < 2.7 V	0		0.1 V _{DD}	V
	V _{IL4}	X1, X2	V _{DD} = 2.7 to 5.5 V	0		0.4	V
			0		0.2	V	
V _{IL5}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	0		0.2 V _{DD}	V	
			0		0.1 V _{DD}	V	
Output voltage, high	V _{OH}	V _{DD} = 4.5 to 5.5 V, I _{OH} = −1mA		V _{DD} − 1.0		V _{DD}	V
		I _{OH} = −100 μA		V _{DD} − 0.5		V _{DD}	V
Output voltage, low	V _{OL1}	P30 to P33, P50 to P57	V _{DD} = 4.5 to 5.5 V, I _{OL} = 15 mA		0.4	2.0	V
		P00 to P03, P20 to P25, P34 to P36, P40 to P47, P64 to P67, P70 to P75	V _{DD} = 4.5 to 5.5 V, I _{OL} = 1.6 mA			0.4	V
	V _{OL2}	I _{OL} = 400 μA					0.5

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LH1}	$V_{IN} = V_{DD}$	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P60 to P67, P70 to P75, $\overline{\text{RESET}}$			3	μA
	I_{LH2}		X1, X2, XT1, XT2			20	μA
	I_{LH3}	$V_{IN} = 5.5$ V	P30 to P33			80	μA
Input leakage current, low	I_{LIL1}	$V_{IN} = 0$ V	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, $\overline{\text{RESET}}$			-3	μA
	I_{LIL2}		X1, X2, XT1, XT2			-20	μA
	I_{LIL3}		P30 to P33			-3 ^{Note}	μA
Output leakage current, high	I_{LOH}	$V_{OUT} = V_{DD}$				3	μA
Output leakage current, low	I_{LOL}	$V_{OUT} = 0$ V				-3	μA
Mask option pull-up resistor	R_1	$V_{IN} = 0$ V, P30, P31		15	30	90	$\text{k}\Omega$
Software pull-up resistor	R_2	$V_{IN} = 0$ V, P00 to P03, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75		15	30	90	$\text{k}\Omega$

Note When the pull-up resistor is not included in P30 to P33 (specified by a mask option), a $-200 \mu\text{A}$ (MAX.) low-level input leakage current flows only at the 3-clock interval (no wait) when the read instruction to port 3 (P3) and port mode register 3 (PM3) is executed. At times other than this 3-clock interval, a $-3 \mu\text{A}$ (MAX.) current flows.

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Power supply current ^{Note 1}	I _{DD1}	8.38-MHz crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		8	16	mA
	I _{DD2}	8.38-MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1.6	3.2	mA
	I _{DD3}	32.768-kHz crystal oscillation operating mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%$		60	120	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		32	64	μA
			$V_{DD} = 2.0 \text{ V} \pm 10\%$		24	48	μA
	I _{DD4}	32.768-kHz crystal oscillation HALT mode ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10\%$		25	55	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		5	15	μA
			$V_{DD} = 2.0 \text{ V} \pm 10\%$		2.5	12.5	μA
	I _{DD5}	XT1 = V_{DD} STOP mode When feedback resistor is used	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1	30	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.5	10	μA
			$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.3	10	μA
	I _{DD6}	XT1 = V_{DD} STOP mode When feedback resistor is not used	$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	30	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μA
			$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.05	10	μA

Notes 1. Does not include the on-chip pull-up resistor, AV_{REF} current, and port current.

2. When the main system clock is stopped.

AC Characteristics


(1) Basic Operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (Min. instruction execution time)	T_{CY}	Operating with main system clock	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.24		32	μs
			$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	0.8		32	μs
				1.6		32	μs
		Operating with subsystem clock		40 ^{Note 1}	122	125	μs
TI00, TI01 input high-/low-level width	t_{TIH0}, t_{TIL0}	$3.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$2/f_{sam} + 0.1$ ^{Note2}			μs
		$2.7\text{ V} \leq V_{DD} < 3.5\text{ V}$		$2/f_{sam} + 0.2$ ^{Note2}			μs
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		$2/f_{sam} + 0.5$ ^{Note2}			μs
TI50, TI51 input frequency	f_{TI5}	$V_{DD} = 2.7$ to 5.5 V		0		4	MHz
				0		275	kHz
TI50, TI51 input high-/low-level width	t_{TIH5}, t_{TIL5}	$V_{DD} = 2.7$ to 5.5 V		100			ns
				1.8			ns
Interrupt request input high-/low -level width	t_{INTH}, t_{INTL}	INTP0 to INTP3, P40 to P47	$V_{DD} = 2.7$ to 5.5 V	1			μs
				2			μs
$\overline{\text{RESET}}$ low-level width	t_{RSL}	$V_{DD} = 2.7$ to 5.5 V		10			μs
				20			μs

Notes 1. Value when using the external clock. When using a crystal resonator, the value becomes $114\text{ }\mu\text{s}$ (MIN.).

2. Selection of $f_{sam} = f_x, f_x/4, f_x/64$ is available with bits 0 and 1 (PRM00, PRM01) of prescaler mode register 0 (PRM0). However, if the TI00 valid edge is selected as the count clock, the value becomes $f_{sam} = f_x/8$.

T_{CY} vs V_{DD} (at main system clock operation)



(2) Read/Write Operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5 V) (1/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t_{ASTH}		$0.5t_{CY}$		ns
Address setup time	t_{ADS}		$t_{CY} - 40$		ns
Address hold time	t_{ADH}		6		ns
Data input time from address	t_{ADD1}			$(2 + 2n)t_{CY} - 54$	ns
	t_{ADD2}			$(3 + 2n)t_{CY} - 60$	ns
Address output time from $\overline{RD}\downarrow$	t_{RDAD}		0	100	ns
Data input time from $\overline{RD}\downarrow$	t_{RDD1}			$(2 + 2n)t_{CY} - 87$	ns
	t_{RDD2}			$(3 + 2n)t_{CY} - 93$	ns
Read data hold time	t_{RDH}		0		ns
$\overline{RD}$ low-level width	t_{RDL1}		$(1.5 + 2n)t_{CY} - 33$		ns
	t_{RDL2}		$(2.5 + 2n)t_{CY} - 33$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t_{RDWT1}			$0.5t_{CY} - 43$	ns
	t_{RDWT2}			$t_{CY} - 43$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t_{WRWT}			$0.5t_{CY} - 25$	ns
$\overline{WAIT}$ low-level width	t_{WTL}		$(0.5 + 2n)t_{CY} + 10$	$(2 + 2n)t_{CY}$	ns
Write data setup time	t_{WDS}		60		ns
Write data hold time	t_{WDH}		6		ns
$\overline{WR}$ low-level width	t_{WRL}		$(1.5 + 2n)t_{CY} - 15$		ns
$\overline{RD}\downarrow$ delay time from $ASTB\downarrow$	t_{ASTRD}		6		ns
$\overline{WR}\downarrow$ delay time from $ASTB\downarrow$	t_{ASTWR}		$2t_{CY} - 15$		ns
$ASTB\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t_{RDAST}		$0.8t_{CY} - 15$	$1.2t_{CY}$	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t_{RDADH}		$0.8t_{CY} - 15$	$1.2t_{CY} + 30$	ns
Write data output time from $\overline{RD}\uparrow$	t_{RDWD}		40		ns
Write data output time from $\overline{WR}\downarrow$	t_{WRWD}		10	60	ns
Address hold time from $\overline{WR}\uparrow$	t_{WRADH}		$0.8t_{CY} - 15$	$1.2t_{CY} + 30$	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTRD}		$0.8t_{CY}$	$2.5t_{CY} + 25$	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTWR}		$0.8t_{CY}$	$2.5t_{CY} + 25$	ns

Remarks 1. $t_{CY} = T_{CY}/4$

2. n indicates the number of waits.

(2) Read/Write Operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.7$ to 4.5 V) (2/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t_{ASTH}		$0.5t_{CY}$		ns
Address setup time	t_{ADS}		$0.5t_{CY} - 54$		ns
Address hold time	t_{ADH}		10		ns
Data input time from address	t_{ADD1}			$(2 + 2n)t_{CY} - 108$	ns
	t_{ADD2}			$(3 + 2n)t_{CY} - 120$	ns
Address output time from $\overline{RD}\downarrow$	t_{RDAD}		0	200	ns
Data input time from $\overline{RD}\downarrow$	t_{RDD1}			$(2 + 2n)t_{CY} - 148$	ns
	t_{RDD2}			$(3 + 2n)t_{CY} - 162$	ns
Read data hold time	t_{RDH}		0		ns
$\overline{RD}$ low-level width	t_{RDL1}		$(1.5 + 2n)t_{CY} - 40$		ns
	t_{RDL2}		$(2.5 + 2n)t_{CY} - 40$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t_{RDWT1}			$0.5t_{CY} - 60$	ns
	t_{RDWT2}			$t_{CY} - 60$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t_{WRWT}			$0.5t_{CY} - 50$	ns
$\overline{WAIT}$ low-level width	t_{WTL}		$(0.5 + 2n)t_{CY} + 10$	$(2 + 2n)t_{CY}$	ns
Write data setup time	t_{WDS}		60		ns
Write data hold time	t_{WDH}		10		ns
$\overline{WR}$ low-level width	t_{WRL}		$(1.5 + 2n)t_{CY} - 30$		ns
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t_{ASTRD}		10		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t_{ASTWR}		$2t_{CY} - 30$		ns
$\overline{ASTB}\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t_{RDAST}		$0.8t_{CY} - 30$	$1.2t_{CY}$	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t_{RDADH}		$0.8t_{CY} - 30$	$1.2t_{CY} + 60$	ns
Write data output time from $\overline{RD}\uparrow$	t_{RDWD}		40		ns
Write data output time from $\overline{WR}\downarrow$	t_{WRWD}		20	120	ns
Address hold time from $\overline{WR}\uparrow$	t_{WRADH}		$0.8t_{CY} - 30$	$1.2t_{CY} + 60$	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTRD}		$0.5t_{CY}$	$2.5t_{CY} + 50$	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTWR}		$0.5t_{CY}$	$2.5t_{CY} + 50$	ns

Remarks 1. $t_{CY} = T_{CY}/4$

2. n indicates the number of waits.

(2) Read/Write Operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 2.7 V) (3/3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t_{ASTH}		$0.5t_{CY}$		ns
Address setup time	t_{ADS}		$0.5t_{CY} - 60$		ns
Address hold time	t_{ADH}		20		ns
Data input time from address	t_{ADD1}			$(2 + 2n)t_{CY} - 233$	ns
	t_{ADD2}			$(3 + 2n)t_{CY} - 240$	ns
Address output time from $\overline{RD}\downarrow$	t_{RDAD}		0	400	ns
Data input time from $\overline{RD}\downarrow$	t_{RDD1}			$(2 + 2n)t_{CY} - 325$	ns
	t_{RDD2}			$(3 + 2n)t_{CY} - 332$	ns
Read data hold time	t_{RDH}		0		ns
$\overline{RD}$ low-level width	t_{RDL1}		$(1.5 + 2n)t_{CY} - 92$		ns
	t_{RDL2}		$(2.5 + 2n)t_{CY} - 92$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t_{RDWT1}			$0.5t_{CY} - 132$	ns
	t_{RDWT2}			$t_{CY} - 132$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t_{WRWT}			$0.5t_{CY} - 100$	ns
$\overline{WAIT}$ low-level width	t_{WTL}		$(0.5 + 2n)t_{CY} + 10$	$(2 + 2n)t_{CY}$	ns
Write data setup time	t_{WDS}		60		ns
Write data hold time	t_{WDH}		20		ns
$\overline{WR}$ low-level width	t_{WRL}		$(1.5 + 2n)t_{CY} - 60$		ns
$\overline{RD}\downarrow$ delay time from $ASTB\downarrow$	t_{ASTRD}		20		ns
$\overline{WR}\downarrow$ delay time from $ASTB\downarrow$	t_{ASTWR}		$2t_{CY} - 60$		ns
$ASTB\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t_{RDAST}		$0.8t_{CY} - 60$	$1.2t_{CY}$	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t_{RDADH}		$0.8t_{CY} - 60$	$1.2t_{CY} + 120$	ns
Write data output time from $\overline{RD}\uparrow$	t_{RDWD}		40		ns
Write data output time from $\overline{WR}\downarrow$	t_{WRWD}		40	240	ns
Address hold time from $\overline{WR}\uparrow$	t_{WRADH}		$0.8t_{CY} - 60$	$1.2t_{CY} + 120$	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTRD}		$0.5t_{CY}$	$2.5t_{CY} + 100$	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTWR}		$0.5t_{CY}$	$2.5t_{CY} + 100$	ns

Remarks 1. $t_{CY} = T_{CY}/4$ **2.** n indicates the number of waits.

(3) Serial Interface ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)(a) 3-wire serial I/O mode ($\overline{\text{SCK30}}$... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK30}}$ cycle time	t_{KCY1}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	954			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK30}}$ high-/low-level width	$t_{\text{KH1}}, t_{\text{KL1}}$	$V_{DD} = 4.5$ to 5.5 V	$t_{\text{KCY1}}/2 - 50$			ns
			$t_{\text{KCY1}}/2 - 100$			ns
SI30 setup time (to $\overline{\text{SCK30}}\uparrow$)	t_{SIK1}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	150			ns
			300			ns
SI30 hold time (from $\overline{\text{SCK30}}\uparrow$)	t_{KSH1}		400			ns
SO30 output dealy time from $\overline{\text{SCK30}}\downarrow$	t_{KSO1}	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

Note C is the load capacitance of the $\overline{\text{SCK30}}$ and SO30 output lines.

(b) 3-wire serial I/O mode ($\overline{\text{SCK30}}$... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK30}}$ cycle time	t_{KCY2}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK30}}$ high-/low-level width	$t_{\text{KH2}}, t_{\text{KL2}}$	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	800			ns
			1600			ns
SI30 setup time (to $\overline{\text{SCK30}}\uparrow$)	t_{SIK2}		100			ns
SI30 hold time (from $\overline{\text{SCK30}}\uparrow$)	t_{KSH2}		400			ns
SO30 output dealy time from $\overline{\text{SCK30}}\downarrow$	t_{KSO2}	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK30}}$ rise, fall time	$t_{\text{R2}}, t_{\text{F2}}$	When using external device expansion function			160	ns
		When not using external device expansion function	When using 16-bit timer expansion function		700	ns
			When not using 16-bit timer expansion function		1000	ns

Note C is the load capacitance of the SO30 output line.

(c) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			125000	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			78125	bps
					39063	bps

(d) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	t_{KCY3}	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
			3200			ns
ASCK0 high-/low-level width	t_{KH3} , t_{KL3}	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
					9766	bps
ASCK0 rise, fall time	t_{R3} , t_{F3}	$V_{DD} = 4.5\text{ to }5.5\text{ V}$, when not using external device expansion function			1000	ns
					160	ns

(e) UART mode (Infrared ray data transfer mode)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate		$V_{DD} = 4.5\text{ to }5.5\text{ V}$		115200	bps
Bit rate allowable error		$V_{DD} = 4.5\text{ to }5.5\text{ V}$		± 0.87	%
Output pulse width		$V_{DD} = 4.5\text{ to }5.5\text{ V}$	1.2	$0.24/\text{fbr}$ ^{Note}	μs
Input pulse width		$V_{DD} = 4.5\text{ to }5.5\text{ V}$	$4/\text{fx}$		μs

Note fbr: Specified baud rate

(f) I²C bus Mode

Parameter		Symbol	Standard Mode		High-speed Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency		f _{CLK}	0	100	0	400	kHz
Bus free time (between stop and start condition)		t _{BUF}	4.7	—	1.3	—	μ s
Hold time ^{Note 1}		t _{HD:STA}	4.0	—	0.6	—	μ s
SCL0 clock low-level width		t _{LOW}	4.7	—	1.3	—	μ s
SCL0 clock high-level width		t _{HIGH}	4.0	—	0.6	—	μ s
Start/restart condition setup time		t _{SU:STA}	4.7	—	0.6	—	μ s
Data hold time	CBUS compatible master	t _{HD:DAT}	5.0	—	—	—	μ s
	I ² C bus		0 ^{Note 2}	—	0 ^{Note 2}	0.9 ^{Note 3}	μ s
Data setup time		t _{SU:DAT}	250	—	100 ^{Note 4}	—	ns
SDA0 and SCL0 signal rise time		t _R	—	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0 and SCL0 signal fall time		t _F	—	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		t _{SU:STO}	4.0	—	0.6	—	μ s
Spike pulse width controlled by input filter		t _{SP}	—	—	0	50	ns
Capacitive load per each bus line		Cb	—	400	—	400	pF

Notes 1. On start condition, the first clock pulse is generated after hold period.

2. To fulfill undefined area of the SCL0 falling edge, it is necessary for the device to provide internally SDA0 signal (on V_{IHmin.} of SCL0 signal) with at least 300 ns of hold time.

3. If the device does not extend the SCL0 signal low hold time (t_{LOW}), only maximum data hold time t_{HD:DAT} needs to be fulfilled.

4. The high-speed mode I²C bus is available in the standard mode I²C bus system. At this time, the conditions described below must be satisfied.

- If the device does not extend the SCL0 signal low state hold time


$$t_{SU:DAT} \geq 250 \text{ ns}$$

- If the device extends the SCL0 signal low state hold time



Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t_{Rmax.} + t_{SU:DAT} = 1000 + 250 = 1250 ns by standard mode I²C bus specification).

5. Cb : total capacitance per one bus line (unit : pF)



AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




Read/Write Operation


External Fetch (No Wait) :




External Fetch (Wait Insertion) :



External Data Access (No Wait) :




External Data Access (Wait Insertion) :




Serial Transfer Timing


3-wire Serial I/O Mode :



UART Mode (External Clock Input) :



I²C Bus Mode



A/D Converter Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = AV_{DD} = AV_{REF} = 2.7$ to 5.5 V, $AV_{SS} = V_{SS} = 0$ V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note}					± 0.6	%
Conversion time	t_{CONV}		14		200	μs
Analog input voltage	V_{IAN}		0		$AV_{REF} + 0.3$	V
Reference voltage	AV_{REF}		2.7		AV_{DD}	V
AV_{REF} resistance	R_{AIREF}		10	20		$k\Omega$

Note Overall error excluding quantization error ($\pm 1/2$ LSB). It is indicated as a ratio to the full-scale value.


Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ($T_A = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}		1.6		5.5	V
Data retention power supply current	I_{DDDR}	$V_{DDDR} = 1.6$ V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μA
Release signal set time	t_{SREL}		0			μs
Oscillation stabilization wait time	t_{WAIT}	Release by $\overline{\text{RESET}}$		$2^{17}/f_X$		ms
		Release by interrupt request		Note		ms


Note Selection of $2^{12}/f_X$ and $2^{14}/f_X$ to $2^{17}/f_X$ is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

Data Retention Timing (STOP Mode Release by $\overline{\text{RESET}}$)


Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Interrupt Request Input Timing




$\overline{\text{RESET}}$ Input Timing



12. PACKAGE DRAWINGS

64-PIN PLASTIC SHRINK DIP (750 mils)




NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

64-PIN PLASTIC QFP (14 × 14)


**NOTE**

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.


P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 ^{+0.004} _{-0.005}
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

64-PIN PLASTIC LQFP (12 × 12)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.8±0.4	0.583±0.016
B	12.0±0.2	0.472 ^{+0.009} _{-0.008}
C	12.0±0.2	0.472 ^{+0.009} _{-0.008}
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
H	0.30±0.10	0.012 ^{+0.004} _{-0.005}
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.4±0.2	0.055±0.008
L	0.6±0.2	0.024 ^{+0.008} _{-0.009}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	1.4	0.055
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

P64GK-65-8A8-1

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD780024Y Subseries.
Also refer to (5) **Cautions on using development tools**.

(1) Language Processing Software

RA78K/0	Assembler package common to 78K/0 Series
CC78K/0	C compiler package common to 78K/0 Series
DF780024	Device file for μ PD780024 Subseries
CC78K/0-L	C compiler library source file common to 78K/0 Series

(2) Flash Memory Writing Tools

Flashpro II (FL-PR2)	Flash programmer dedicated to on-chip flash memory microcontroller
FA-64CW FA-64GC FA-64GK ^{Note}	Adapter for flash memory writing

Note Under development

(3) Debugging Tool

• When using in-circuit emulator IE-78K0-NS

IE-78K0-NS ^{Note}	In-circuit emulator common to 78K/0 Series
IE-70000-MS-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C ^{Note}	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs)
IE-70000-CD-IF ^{Note}	PC card and interface cable when using notebook PC of PC-9800 series as host machine
IE-70000-PC-IF-C ^{Note}	Interface adapter when using IBM PC/AT™ or compatible as host machine
IE-780034-NS-EM1 ^{Note}	Emulation board common to μ PD780024 Subseries
NP-64CW	Emulation probe for 64-pin plastic shrink DIP (CW type)
NP-64GC	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
NP-64GK ^{Note}	Emulation probe for 64-pin plastic LQFP (GC-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to mount a 64-pin plastic LQFP (GK-8A8 type) and NP-64GK
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0-NS ^{Note}	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780024	Device file common to μ PD780024 Subseries

Note Under development

• When using in-circuit emulator IE-78001-R-A

IE-78001-R-A ^{Note}	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-B IE-70000-98-IF-C ^{Note}	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs)
IE-70000-PC-IF-B IE-70000-PC-IF-C ^{Note}	Interface adapter when using IBM PC/AT or compatible as host machine
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine
IE-780034-NS-EM1 ^{Note}	Emulation board common to μ PD780024 Subseries
IE-78K0-R-EX1 ^{Note}	Emulation probe conversion board necessary to use IE-780034-NS-EM1 on IE-78001-R-A
EP-78240CW-R	Emulation probe for 64-pin plastic shrink DIP (CW type)
EP-78240GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EP-78012GK-R	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to mount a 64-pin plastic LQFP (GK-8A8) and EP-78012GK-R.
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF780024	Device file common to μ PD780024 Subseries

Note Under development

(4) Real-time OS

RX78K/0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

(5) Cautions on using development tools

- The ID-78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780024.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and the DF780024.
- The Flashpro II, FA-64CW, FA-64GC, FA64GK, NP-64CW, NP-64GC, and NP-64GK are products made by Naitou Densetsu Machidaseisakusho (044-822-3813).
Contact an NEC distributor when purchasing of these products.

- The TGK-064SBW is a product made by TOKYO ELETECH CORPORATION.

Refer to: Daimaru Kogyo, Ltd.

Tokyo Electronic Components Division (03-3820-7112)

Osaka Electronic Components Division (06-244-6672)

- For third party development tools, see the **78K/0 Series Selection Guide (U11126E)**.
- The host machines and OSs supporting each software are as follows.

Software \ Host Machine [OS]	PC	EWS
	PC-9800 series [Windows™] IBM PC/AT or compatible [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™] NEWS™ (RISC) [NEWS-OS™]
RA78K/0	√ Note	√
CC78K/0	√ Note	√
ID78K0-NS	√	—
ID78K0	√	√
SM78K0	√	—
RX78K/0	√ Note	√
MX78K0	√ Note	√

Note DOS-based software

★ APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document No. (English)	Document No. (Japanese)
μPD780024, 780024Y, 780034, 780034Y Subseries User's Manual	U12022E	U12022J
μPD780021Y, 780022Y, 780023Y, 780024Y Data Sheet	This document	U12165J
μPD78F0034Y Data Sheet	U11994E	U11994J
78K/0 Series User's Manual — Instructions	U12326E	U12326J
78K/0 Series Instruction Table	—	U10903J
78K/0 Series Instruction Set	—	U10904J
μPD780024Y Subseries Special Function Register Table	—	To be prepared

Development Tool Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming Know-how	EEA-1208	EEA-618
CC78K Series Library Source File		—	U12322J
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-780034-NS-EM1		To be prepared	To be prepared
EP-78240		U10332E	EEU-986
EP-78012GK-R		EEU-1538	EEU-5012
SM78K0 System Simulator — Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092E	U10092J
ID78K0-NS Integrated Debugger	Reference	To be prepared	U12900J
ID78K0 Integrated Debugger, EWS based	Reference	—	U11151J
ID78K0 Integrated Debugger, PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger, Windows based	Guide	U11649E	U11649J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

Embedded Software Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

Other Documents

Document Name	Document No. (English)	Document No. (Japanese)
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	—
Microcomputer Product Series Guide	—	U11416J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.