16M Synchronous Late Write Fast Static RAM (512-kword × 36-bit)

HITACHI

ADE-203-1336A (Z)

Preliminary Rev. 0.1 Aug. 30, 2002

Description

The HM64YLB36512 is a synchronous fast static RAM organized as 512-kword × 36-bit. It has realized high speed access time by employing the most advanced CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in standard 119-bump BGA.

Note: All power supply and ground pins must be connected for proper operation of the device.

Features

- 2.5 V \pm 5 % operation and 1.5 V (V_{DDO})
- 16M bit density
- Synchronous register to register operation
- Mode selectable between late write and associative late write (late select)
- Late select mode: Late SAS select, selects which half of 72-bit core data to return on reads
- Late select mode: SAS serves as way select
- Byte write control (4 byte write selects, one for each 9-bit)
- Optional ×18 configuration
- HSTL compatible I/O
- Programmable impedance output drivers
- Differential HSTL clock inputs
- Asynchronous \overline{G} output control
- Asynchronous sleep mode
- FC-BGA 119pin package with SRAM JEDEC standard pinout
- Limited set of boundary scan JTAG IEEE 1149.1 compatible

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.



Ordering Information

Type No.	Organization	Access time	Cycle time	Package
HM64YLB36512BP-28	$512k\times36$	1.6 ns	2.8 ns	119-bump 1.27 mm
HM64YLB36512BP-33	512k × 36	1.6 ns	3.3 ns	14 mm × 22 mm BGA (BP-119E)


Notes HM: Hitachi Memory prefix, 64: External Cache SRAM, Y: $V_{DD} = 2.5 \text{ V}$, L: Dual Mode SRAM, B: $V_{DDQ} = 1.5 \text{ V}$

Pin Arrangement


	1	2	3	4	5	6	7
Α	V_{DDQ}	SA14	SA13	NC	SA6	SA7	V_{DDQ}
В	NC	SA15	SA12	NC	SA5	SA9	NC
С	NC	SA16	SA11	V_{DD}	SA4	SA8	NC
D	DQc7	DQc8	V_{ss}	ZQ	V _{ss}	DQb8	DQb7
Е	DQc5	DQc6	V _{SS}	SS	V _{ss}	DQb6	DQb5
F	V_{DDQ}	DQc4	V_{ss}	G	V _{ss}	DQb4	V_{DDQ}
G	DQc3	DQc2	SWEc	NC	SWEb	DQb2	DQb3
Н	DQc1	DQc0	V _{ss}	NC	V _{ss}	DQb0	DQb1
J	V_{DDQ}	V_{DD}	V_{REF}	V_{DD}	V_{REF}	V_{DD}	V_{DDQ}
K	DQd1	DQd0	V_{ss}	K	V_{ss}	DQa0	DQa1
L	DQd3	DQd2	SWEd	K	SWEa	DQa2	DQa3
М	V_{DDQ}	DQd4	V_{ss}	SWE	V _{ss}	DQa4	V_{DDQ}
N	DQd5	DQd6	V _{ss}	SA17	V _{ss}	DQa6	DQa5
Р	DQd7	DQd8	V _{ss}	SAS	V _{ss}	DQa8	DQa7
R	NC	SA10	M1	V _{DD}	M2	SA1	NC
Т	NC	NC	SA18	SA3	SA2	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

(Top view)

Block Diagram (Late Select Mode)



Block Diagram (Late Write Mode)



Pin Descriptions

I/O type	Descriptions	Notes
Supply	Core power supply	
Supply	Ground	
Supply	Output power supply	
Supply	Input reference, provides input reference voltage	
Input	Clock input, active high	
Input	Clock input, active low	
Input	Synchronous chip select	
Input	Synchronous write enable	
Input	Synchronous address input	n: 1 to 18
Input	Late select: Synchronous way select Late write: Synchronous address input	
Input	Synchronous byte write enables	x: a to d
Input	Asynchronous output enable	
Input	Power down mode select	
Input	Output impedance control	1
I/O	Synchronous data input/output	x: a to d
		n: 0 to 8
Input	Output protocol mode select	
Input	Boundary scan test mode select	
Input	Boundary scan test clock	
Input	Boundary scan test data input	
Output	Boundary scan test data output	
_	No connection	
	Supply Supply Supply Supply Input	Supply Ground Supply Output power supply Supply Input reference, provides input reference voltage Input Clock input, active high Input Synchronous chip select Input Synchronous write enable Input Synchronous address input Input Late select: Synchronous way select Late write: Synchronous address input Input Synchronous byte write enables Input Asynchronous output enable Input Power down mode select Input Output impedance control I/O Synchronous data input/output Input Boundary scan test data input Output Boundary scan test data output

M1	M2	Protocol	Notes
V _{ss}	V _{ss}	Synchronous register to register operation (late select mode)	2
V _{ss}	$V_{_{\mathrm{DD}}}$	Synchronous register to register operation (late write mode)	3

Notes: 1. ZQ is to be connected to V_{ss} via a resistance RQ where 175 $\Omega \le$ RQ \le 300 Ω . If ZQ = V_{DDQ} or open, output buffer impedance will be maximum.

2. Mode control pins M1 and M2 are used to select different read protocols.

These mode control input pins are set at power-up and will not change the states during the SRAM operates.

Late select mode: Single clock, late SAS select, pipelined read protocol

Late write mode: Single clock, pipelined read protocol

3. Mode control pin M2 can be set to $\rm V_{\tiny DDQ}$ instead of $\rm V_{\tiny DD}.$

Truth Table

ZZ	\overline{SS}	\overline{G}	SWE	SWEa	SWEb	SWEc	SWEd	K	\overline{K}	Operation	DQ (n)	DQ (n+1)
Н	×	×	×	×	×	×	×	×	×	Sleep mode	High-Z	High-Z
L	Н	×	×	×	×	×	×	L-H	H-L	Dead (not selected)	×	High-Z
L	×	Н	Н	×	×	×	×	×	×	Dead (dummy read)	High-Z	×
L	L	L	Н	×	×	×	×	L-H	H-L	Read	×	Dout (a, b, c, d) 0 to 8
L	L	×	L	L	L	L	L	L-H	H-L	Write a, b, c, d byte	High-Z	Din (a, b, c, d) 0 to 8
L	L	×	L	Н	L	L	L	L-H	H-L	Write b, c, d byte	High-Z	Din (b, c, d) 0 to 8
L	L	×	L	L	Н	L	L	L-H	H-L	Write a, c, d byte	High-Z	Din (a, c, d) 0 to 8
L	L	×	L	L	L	Н	L	L-H	H-L	Write a, b, d byte	High-Z	Din (a, b, d) 0 to 8
L	L	×	L	L	L	L	Н	L-H	H-L	Write a, b, c byte	High-Z	Din (a, b, c) 0 to 8
L	L	×	L	Н	Н	L	L	L-H	H-L	Write c, d byte	High-Z	Din (c, d) 0 to 8
L	L	×	L	L	Н	Н	L	L-H	H-L	Write a, d byte	High-Z	Din (a, d) 0 to 8
L	L	×	L	L	L	Н	Н	L-H	H-L	Write a, b byte	High-Z	Din (a, b) 0 to 8
L	L	×	L	Н	L	L	Н	L-H	H-L	Write b, c byte	High-Z	Din (b, c) 0 to 8
L	L	×	L	Н	Н	Н	L	L-H	H-L	Write d byte	High-Z	Din (d) 0 to 8
L	L	×	L	Н	Н	L	Н	L-H	H-L	Write c byte	High-Z	Din (c) 0 to 8
L	L	×	L	Н	L	Н	Н	L-H	H-L	Write b byte	High-Z	Din (b) 0 to 8
L	L	×	L	L	Н	Н	Н	L-H	H-L	Write a byte	High-Z	Din (a) 0 to 8

Notes: 1. H: V_{H} , L: V_{II} , \times : V_{IH} or V_{II}

Programmable Impedance Output Drivers

Output buffer impedance can be programmed by terminating the ZQ pin to V_{ss} through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is 250 Ω typical. If the status of ZQ pin is open, output impedance is maximum value. Maximum impedance also occurs with ZQ connected to V_{DDO} . The impedance update of the output driver occurs when the SRAM is in high-Z. Write and deselect operations will synchronously switch the SRAM into and out of high-Z, therefore will trigger an update. The user may choose to invoke asynchronous \overline{G} updates by providing a \overline{G} setup and hold about the K clock, to guarantee the proper update. At power up, the output impedance defaults to minimum impedance. It will take 4096 cycles for the impedance to be completely updated if the programmed impedance is much higher than minimum impedance.


^{2.} SWE, SS, SWEa to SWEd, SA and SAS are sampled at the rising edge of K clock.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any pin	V _{IN}	-0.5 to $V_{DDQ} + 0.5$	V	1, 4
Core supply voltage	V _{DD}	-0.5 to +3.13	V	1
Output supply voltage	V _{DDQ}	-0.5 to +2.1	V	1, 4
Operating temperature	T _{OPR}	0 to +85	°C	
Storage temperature	T _{stg}	−55 to +125	°C	
Output short-circuit current	I _{OUT}	25	mA	
Latch up current	I _{LI}	200	mA	
Package junction to top thermal resistance	θJ-top	6.5	°C/W	5
Package junction to board thermal resistance	θJ-board	12	°C/W	5

Notes: 1. All voltage is referenced to V_{ss}.

- 2. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted the operation conditions. Exposure to higher voltages than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} then V_{IN} . Remember, according to the absolute maximum ratings table, V_{DDQ} is not to exceed 2.1V, whatever the instantaneous value of V_{DDQ} .
- 5. See figure below.



Note: The following the DC and AC specifications shown in the tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.


Recommended DC Operating Conditions ($Ta = 0 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power supply voltage: Core	$V_{_{DD}}$	2.38	2.50	2.63	V	
Power supply voltage: I/O	$V_{\scriptscriptstyle DDQ}$	1.40	1.50	1.60	V	
Input reference voltage: I/O	V_{REF}	0.60	0.75	0.90	V	1
Input high voltage	V _{IH}	V _{REF} + 0.10	_	V _{DDQ} + 0.30	V	4
Input low voltage	$V_{_{\rm IL}}$	-0.30	_	$V_{\scriptscriptstyle REF} - 0.10$	V	4
Clock differential voltage	V _{DIF}	0.10	_	V _{DDQ} + 0.30	V	2, 3
Clock common mode voltage	V _{cм}	0.60	_	0.90	V	3

Notes: 1. Peak to peak AC component superimposed on V_{REF} may not exceed 5 % of V_{REF} .

- 2. Minimum differential input voltage required for differential input clock operation.
- 3. See figure below.
- 4. $V_{REF} = 0.75 \text{ V (typ)}.$

Differential Voltage / Common Mode Voltage



DC Characteristics (Ta = 0 to +85°C, V_{DD} = 2.5 V \pm 5 %)

Parameter	Symbol	Min	Max	Unit	Notes
Input leakage current	l _u	_	2	μΑ	1
Output leakage current	I _{LO}	_	5	μΑ	2
Standby current	I _{SBZZ}	_	150	mA	3
V _{DD} operating current, excluding output drivers	I _{DD}	_	450	mA	4
Quiescent active power supply current	I _{DD2}	_	200	mA	5
Maximum power dissipation, including output drivers	Р	_	2.3	W	6

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output low voltage	V _{oL}	V _{ss}	_	V _{ss} + 0.4	V	7
Output high voltage	V _{oh}	V _{DDQ} - 0.4	_	V _{DDQ}	V	8
ZQ pin connect resistance	RQ	_	250	_	Ω	
Output "Low" current	I _{OL}	$(V_{DDQ}/2)/\{(RQ/5) - 15 \%\}$		$(V_{DDQ}/2)/\{(RQ/5) + 15 \%\}$	mA	9, 11
Output "High" current	I _{OH}	$(V_{DDQ}/2)/\{(RQ/5) + 15 \%\}$		$(V_{DDQ}/2)/\{(RQ/5) - 15 \%\}$	mA	10, 11

Notes: 1. $0 \le V_{IN} \le V_{DDQ}$ for all input pins (except V_{REF} , ZQ, M1, M2 pin)

- 2. $0 \le V_{\text{OUT}} \le V_{\text{DDQ}}$, DQ in high-Z
- 3. All inputs (except clock) are held at either V_{IH} or V_{IL}, ZZ is held at V_{IH}, I_{OUT} = 0 mA. Specification is guaranteed at 75°C junction temperature.
- 4. $I_{OUT} = 0$ mA, read 50 % / write 50 %, $V_{DD} = V_{DD}$ max, frequency = min. cycle
- 5. $I_{\text{OUT}} = 0 \text{ mA}$, read 50 % / write 50 %, $V_{\text{DD}} = V_{\text{DD}} \text{ max}$, frequency = 3 MHz
- 6. Output drives a 12pF load and switches every cycle. This parameter should be used by the SRAM designer to determine electrical and package requirements for the SRAM device.
- 7. RQ = 250 Ω , I_{OI} = 6.8 mA
- 8. RQ = 250 Ω , $I_{OH} = -6.8 \text{ mA}$
- 9. Measured at $V_{OL} = 1/2 V_{DDQ}$
- 10.Measured at $V_{OH} = 1/2 V_{DDQ}$
- 11. The total external capacitance of ZQ pin must be less than 7.5 pF.

AC Characteristics (Ta = 0 to +85°C, $V_{\scriptscriptstyle DD}$ = 2.5 V \pm 5 %)

Single Differential Clock Register-Register Mode

	4371	DOOFACED
HIME	4 Y I	R36512RP


		-28		-33			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
CK clock cycle time	t _{кнкн}	2.8	_	3.3	_	ns	
CK clock high width	t _{KHKL}	1.2	_	1.3	_	ns	
CK clock low width	t _{KLKH}	1.2	_	1.3	_	ns	
Address setup time	t _{AVKH}	0.3	_	0.3	_	ns	2
Data setup time	t _{DVKH}	0.3	_	0.3	_	ns	2
Address hold time	t _{KHAX}	0.6	_	0.6	_	ns	
Data hold time	t _{KHDX}	0.6	_	0.6	_	ns	
Clock high to output valid	t _{KHQV}	_	1.6	_	1.6	ns	1
Clock high to output hold	t _{kHQX}	0.65	_	0.65	_	ns	1, 6
Clock high to output low-Z (SS control)	t _{KHQX2}	0.65	_	0.65	_	ns	1, 4, 6
Clock high to output high-Z	t _{KHQZ}	0.65	2.0	0.65	2.0	ns	1, 3, 6
Output enable low to output low-Z	t _{GLQX}	0.1	_	0.1	_	ns	1, 4, 6
Output enable low to output valid	t _{GLQV}	_	2.0	_	2.0	ns	1, 4
Output enable high to output high-Z	t _{GHQZ}	_	2.0	_	2.0	ns	1, 3
Sleep mode recovery time	t _{zzr}	20.0	_	20.0	_	ns	5
Sleep mode enable time	t _{zze}	_	15.0	_	15.0	ns	1, 3, 5

Notes: 1. See figure in "AC Test Conditions".


- 2. Parameters may be guaranteed by design, i.e., without tester guardband.
- 3. Transitions are measured $\pm 50 \text{ mV}$ of output high impedance from output low impedance.
- 4. Transitions are measured ± 50 mV from steady state voltage.
- 5. When ZZ is switching, clock input K must be at the same logic level for the reliable operation.
- 6. Minimum value is verified by design and tested without guardband.

Late Select Mode

Read Cycle-1




Read Cycle-2 (SS Controlled)



Notes: \overline{G} , $ZZ = V_{IL}$, x: a to d

HITACHI

Read Cycle-3 (G Controlled)




Read operation (late select mode)

During read cycle, N-1 bits of address (SA) are registered during the first rising clock edge. The Nth bit of address (SAS) is registered one clock edge later (the second edge). The setup time requirements for all address bits are the same. SAS is used as the Nth bit of address on both read and write.

The internal array is read between this first edge and second edge, and data is captured in the output register at the second clock edge. This requires the Nth address bit (SAS) to be used as a MUX select before the output register. Alternatively, the Nth address bit can be registered, and used as MUX select during the data drive cycle. In that case, the output drive should still have a monotonic edge transition (no glitches due to logic switch).

Write Cycle




Notes: $ZZ = V_{IL}$, x: a to d

Write operation (late write and late select mode)


During writes, the write data follows the write address by one cycle. All N bits of address are presented during the same cycle. Any subsequent read to this address should get the latest data. Because in the actual implementation the data will be written into the SRAM array only after the next write address is received, a one-entry buffer is needed to hold the write data and to allow bypassing of data from the write buffer to the output if there is a read of the same address.

Read-Write Cycle



Notes: $ZZ = V_{IL}$, x: a to d

ZZ Control




Notes: $\overline{G} = V_{IL}$, x: a to d


When ZZ is switching, clock input K must be at the same logic level for the reliable operation.

Late Write Mode


Read Cycle-1



Read Cycle-2 (SS Control)




Read Cycle-3 (G Controlled)



Read operation (late write mode)

During read cycle, the address is registered during the first rising clock edge, the internal array is read between this first edge and second edge, and data is captured in the output register.

Write Cycle




Notes: $ZZ = V_{IL}$, x: a to d

Write operation (late write and late select mode)


During write cycle, the write data follows the write address by one cycle. All N bits of address are presented during the same cycle. Any subsequent read to this address should get the latest data. Because in the actual implementation the data will be written into the SRAM array only after the next write address is received, a one-entry buffer is needed to hold the write data and to allow bypassing of data from the write buffer to the output if there is a read of the same address.

Read-Write Cycle



Notes: $ZZ = V_{IL}$, x: a to d

ZZ Control



Notes: $\overline{G} = V_{IL}$, x: a to d

When ZZ is switching, clock input K must be at the same logic level for the reliable operation.

HITACHI

Input Capacitance ($V_{\text{dd}} = 2.5 \text{ V}, V_{\text{ddq}} = 1.5 \text{ V}, Ta = +25^{\circ}\text{C}, f = 1 \text{ MHz}$)

Parameter	Symbol	Min	Max	Unit	Pin name	Notes
Input capacitance	C _{IN}	_	4	pF	SAn, SAS, \overline{SS} , \overline{SWE} , \overline{SWEx}	1, 3
Clock input capacitance	C _{CLK}	_	5	pF	K, \overline{K}	1, 2, 3
I/O capacitance	C _{IO}	_	5	pF	DQxn	1, 3

Notes: 1. This parameter is sampled and not 100 % tested.


- 2. Exclude \overline{G}
- 3. Connect pins to GND, except $V_{\scriptscriptstyle DD},\,V_{\scriptscriptstyle DDQ},$ and the measured pin.

AC Test Conditions

Parameter	Symbol	Conditions	Unit	Note
Input and output timing reference levels	V_{REF}	0.75	V	
Input signal amplitude	V_{IL}, V_{IH}	0.25 to 1.25	V	
Input rise / fall time	tr, tf	0.5 (10 % to 90 %)	ns	
Clock input timing reference level		Differential cross point		
V _{DIF} to clock		0.75	V	
V _{CM} to clock		0.75	V	
Output loading conditions		See figure below		

Note: Parameters are tested with RQ = 250 Ω and V_{DDQ} = 1.5 V.

Output Loading Conditions



Boundary Scan Test Access Port Operations

Overview

In order to perform the interconnect testing of the modules that include this SRAM, the serial boundary scan test access port (TAP) is designed to operate in a manner consistent with IEEE Standard 1149.1 - 1990. But does not implement all of the functions required for 1149.1 compliance The HM64YLB series contains a TAP controller. Instruction register, Boundary scans register, Bypass register and ID register.

Test Access Port Pins

Symbol I/O	Name	
TCK	Test clock	
TMS	Test mode select	
TDI	Test data in	
TDO	Test data out	

Notes: This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1.

To disable the TAP, TCK must be connected to $\rm V_{ss}$. TDO should be left unconnected.

To test boundary scan, ZZ pin need to be kept below $V_{\rm RFF}$ – 0.4 V.

TAP DC Operating Characteristics (Ta = 0 to +85°C)

Parameter	Symbol	Min	Max	Notes
Boundary scan input high voltage	V _{IH}	1.4 V	3.6 V	
Boundary scan input low voltage	V _{IL}	−0.3 V	0.8 V	
Boundary scan input leakage current	I _{LI}	–10 μΑ	+10 μΑ	1
Boundary scan output low voltage	V _{oL}	_	0.2 V	2
Boundary scan output high voltage	V _{OH}	2.1 V	_	3
Boundary scan output leakage current	I _{LO}	–5 μΑ	+5 μΑ	4

Notes: 1. $0 \le V_{IN} \le 3.6 \text{ V}$ for all logic input pin

2. $I_{OL} = 2 \text{ mA at } V_{DD} = 2.5 \text{ V}.$

3. $I_{OH} = -2 \text{ mA} \text{ at } V_{DD} = 2.5 \text{ V}.$

4. $0 \le V_{OUT} \le V_{DD}$, TDO in high-Z

TAP AC Operating Characteristics ($Ta = 0 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Min	Max	Unit	Note
Test clock cycle time	t _{тнтн}	67	_	ns	
Test clock high pulse width	t _{THTL}	30	_	ns	
Test clock low pulse width	t _{tlth}	30	_	ns	
Test mode select setup	t _{mvth}	10	_	ns	
Test mode select hold	t _{THMX}	10	_	ns	
Capture setup	t _{cs}	10	_	ns	1
Capture hold	t _{cH}	10	_	ns	1
TDI valid to TCK high	t _{DVTH}	10	_	ns	
TCK high to TDI don't care	t _{THDX}	10	_	ns	
TCK low to TDO unknown	$t_{\scriptscriptstyle TLQX}$	0	_	ns	
TCK low to TDO valid	t _{TLQV}	_	20	ns	

Note: 1. $t_{cs} + t_{ch}$ defines the minimum pause in RAM I/O pad transitions to assure pad data capture.

TAP AC Test Conditions $(V_{DD} = 2.5 \text{ V})$

• Temperature $0^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$

• Input timing measurement reference level 1.1 V


• Input pulse levels 0 to 2.5 V

• Input rise/fall time 1.5 ns typical (10 % to 90 %)


• Output timing measurement reference level 1.25 V• Test load termination supply voltage (V_T) 1.25 V

• Output load See figure below

Boundary Scan AC Test Load



TAP Controller Timing Diagram



Test Access Port Registers

Register Name	Length	Symbol	Note
Instruction register	3 bits	IR [2:0]	
Bypass register	1 bits	BP	
ID register	32 bits	ID [31:0]	
Boundary scan register	70 bits	BS [70:1]	

TAP Controller Instruction Set

IR2	IR1	IR0	Instruction	Operation
0	0	0	SAMPLE-Z	Tristate all data drivers and capture the pad value
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	Tristate all data drivers and capture the pad value
0	1	1	BYPASS	
1	0	0	SAMPLE	
1	0	1	BYPASS	
1	1	0	PRIVATE	Do not use. They are reserved for vendor use only
1	1	1	BYPASS	

Note: This device does not perform EXTEST, INTEST or the preload portion of the PRELOAD command in IEEE 1149.1.

Boundary Scan Order (HM64YLB36512)

Bit#	Bump ID	Signal name	Bit #	Bump ID	Signal name	
1	5R	M2	36	3B	SA12	
2	4P	SAS	37	2B	SA15	
3	4T	SA3	38	3A	SA13	
4	6R	SA1	39	3C	SA11	
5	5T	SA2	40	2C	SA16	
6	7T	ZZ	41	2A	SA14	
7	6P	DQa8	42	2D	DQc8	
8	7P	DQa7	43	1D	DQc7	
9	6N	DQa6	44	2E	DQc6	
10	7N	DQa5	45	1E	DQc5	
11	6M	DQa4	46	2F	DQc4	
12	6L	DQa2	47	2G	DQc2	
13	7L	DQa3	48	1G	DQc3	
14	6K	DQa0	49	2H	DQc0	
15	7K	DQa1	50	1H	DQc1	
16	5L	SWEa	51	3G	SWEc	
17	4L	K	52	4D	ZQ	
18	4K	K	53	4E	SS	
19	4F	G	54	4G	NC	
20	5G	SWEb	55	4H	NC	
21	7H	DQb1	56	4M	SWE	
22	6H	DQb0	57	3L	SWEd	
23	7G	DQb3	58	1K	DQd1	
24	6G	DQb2	59	2K	DQd0	
25	6F	DQb4	60	1L	DQd3	
26	7E	DQb5	61	2L	DQd2	
27	6E	DQb6	62	2M	DQd4	
28	7D	DQb7	63	1N	DQd5	
29	6D	DQb8	64	2N	DQd6	
30	6A	SA7	65	1P	DQd7	
31	6C	SA8	66	2P	DQd8	
32	5C	SA4	67	3T	SA18	
33	5A	SA6	68	2R	SA10	
34	6B	SA9	69	4N	SA17	
35	5B	SA5	70	3R	M1	

Notes: 1. Bit#1 is the first scan bit to exit the chip.

- 2. The NC pads listed in this table are indeed no connects, but are represented in the boundary scan register by a "Place Holder". Place holder registers are internally connected to V_{ss} .
- 3. In boundary scan mode, differential input K and \overline{K} are referenced to each other and must be at the opposite logic levels for the reliable operation.
- 4. ZZ must remain V_⊥ during boundary scan.
- 5. In boundary scan mode, ZQ must be driven to $V_{\tiny DDQ}$ or $V_{\tiny SS}$ supply rail to ensure consistent results.


HITACHI

6. M1 and M2 must be driven to $V_{\tiny DD}$, $V_{\tiny DDQ}$ or $V_{\tiny SS}$ supply rail to ensure consistent results.

ID Register

Part	Revision Number (31:28)	Device Density and Configuration (27:18)	Vendor Definition (17:12)	Vendor JEDEC Code (11:1)	Start Bit (0)
HM64YLB36512	0000	0011100100	XXXXXX	0000000111	1

TAP Controller State Diagram




Notes: The value adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.

No matter what the original state of the controller, it will enter Test-logic-reset when TMS is held high for at least five rising edges of TCK.

Package Dimensions

HM64YLB36512BP Series (BP-119E)



Disclaimer

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

IITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URI http://www.hitachisemiconductor.com/

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose,CA 95134 Tel: <1> (408) 433-1990 Maidenhead

Hitachi Europe Ltd Electronic Components Group Whitebrook Park Lower Cookham Road Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 585200

Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen Postfach 201, D-85619 Feldkirchen Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: <65>-6538-6533/6538-8577 Fax : <65>-6538-6933/6538-3877 URL: http://semiconductor.hitachi.com.sg

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP

URL: http://www.hitachi.com.tw Copyright © Hitachi, Ltd., 2002. All rights reserved. Printed in Japan. Colophon 6.0

Hitachi Asia (Hong Kong) Ltd.

Harbour City, Canton Road

7/F North Tower

World Finance Centre,

Tel: <852>-2735-9218

Fax: <852>-2730-0281

Group III (Electronic Components)

Tsim Sha Tsui, Kowloon Hong Kong

URL: http://semiconductor.hitachi.com.hk

HITACHI