PRELIMINARY

CY7C1031 CY7C1032

T-46-23-14

64K x 18 Synchronous Cache RAM

Features

- Supports 66-MHz cache systems with zero wait states
- 64K by 18 common I/O
- 10-ns access time (clock to output) with 85-pF load
- Two-bit wraparound counter supporting Pentium™ and 486 burst sequence (7C1031)
- Two-bit wraparound counter supporting linear burst sequence (7C1032)
- Separate inputs for address strobe from processor and address strobe from cache controller
- · Synchronous self-timed write


- Direct interface with the processor and external cache controller
- Asynchronous output enable
- I/Os capable of 3.3V operation
- JEDEC-standard 52-pin PLCC pinout

Functional Description

The CY7C1031 and CY7C1032 are 64K by 18 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 10 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

The CY7C1031 is designed for Intel Pentium and i486 CPU-based systems; its counter follows the burst sequence of the Pentium and the i486 processors. The CY7C1032 is architected for processors with linear burst sequences. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip select input and an asynchronous output enable input provide easy control for bank selection and output three-state control.



Selector Guide

		7C1031-10 7C1032-10	7C1031-12 7C1032-12	7C1031-14 7C1032-14
Maximum Access Time (ns)		10	12	14
Maximum Operating Current (mA)	Commercial	265	250	235
	Military			250

Shaded area contains advanced information. Pentium is a trademark of Intel Corporation.

Note:

1. DP₀ and DP₁ are functionally equivalent to DQ_x.

January 1993

CY7C1031 CY7C1032





Functional Description (continued) Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CS} is LOW and (2) \overline{ADSP} is LOW. \overline{ADSP} - triggered write cycles are completed in two clock periods. The address at A_0 through A_{15} is loaded into the address register and address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic uses this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7C1031 and CY7C1032 will be pulled LOW before the next clock rise.

If WH, WL, or both are LOW at the next clock rise, information presented at $DQ_0 - DQ_{15}$ and $DP_0 - DP_1$ will be written into the location specified by the address advancement logic. WL controls the writing of $DQ_0 - DQ_7$ and DP_0 while WH controls the writing of $DQ_8 - DQ_{15}$ and DP_1 . Because the CY7C1031 and CY7C1032 are common-I/O devices, the output enable signal (\overline{OE}) must be deasserted before data from the CPU is delivered to $DQ_0 - DQ_{15}$ and $DP_0 - DP_1$. As a safety precaution, the appropriate data lines are three-stated in the cycle where \overline{WH} , \overline{WL} , or both are sampled LOW, regardless of the state of the \overline{OE} input.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1) \overline{CS} is LOW, (2) \overline{ADSC} is LOW, and (3) WH or WL are LOW. \overline{ADSC} triggered accesses are completed in a single clock cycle.

The address at A_0 through A_{15} is loaded into the address register and address advancement logic and delivered to the RAM core. Information presented at DQ_0-DQ_{15} and DP_0-DP_1 will be written into the location specified by the address advancement logic. Since the CY7C1031 and the CY7C1032 are common-I/O devices, the output enable signal (\overline{OE}) must be deasserted before data from the cache controller is delivered to the data and parity lines. As a safety precaution, the appropriate data and parity lines are three-stated in the cycle where \overline{WH} and \overline{WL} are sampled LOW regardless of the state of the \overline{OE} input.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CS} is LOW, (2) \overline{ADSP} or \overline{ADSC} is LOW, and (3) WH and WL are HIGH. The address at A₀ through A₁₅ is

stored into the address advancement logic and delivered to the RAM core. If the output enable (OE) signal is asserted (LOW), data will be available at the data outputs a maximum of 10 ns after clock rise.

Burst Sequences

The CY7C1031 provides a 2-bit wraparound counter, fed by pins $A_0 - A_1$, that implements the Intel 80486 and Pentium processor's address burst sequence (see *Table 1*). Note that the burst sequence depends on the first burst address.

Table 1. Counter Implementation for the Intel Pentium/80486 Processor's Sequence

First Address	Second Address	Third Address	Fourth Address
A_{X+1}, A_{x}	A_{X+1}, A_{x}	A_{X+1}, A_{x}	A_{X+1}, A_{x}
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

The CY7C1032 provides a two-bit wraparound counter, fed by pins $A_0 - A_1$, that implements a linear address burst sequence (see *Table 2*).

Table 2. Counter Implementation for a Linear Sequence

First Address	Second Address	Third Address	Fourth Address
A_{X+1}, A_{x}	A_{X+1}, A_{x}	A_{X+1}, A_{x}	A_{X+1}, A_{x}
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Application Example

Figure 1 shows a 512-Kbyte secondary cache for the Pentium processor using four CY7C1031 cache RAMs and a CY7B181 cache tag. Address from the processor is checked by the cache tag at the beginning of each access. MATCH is delivered to the cache controller after 10 ns.




Figure 1. Cache Using Four CY7C1031s



CY7C1031 CY7C1032

CYPRESS PRELIMINARY SEMICONDUCTOR

Pin Definitions

Signal Name	Туре	# of Pins	Description
VCC	Input	1	+5V Power
VCCQ	Input	4	+5V or 3.3V (Outputs)
GND	Input	1	Ground
VSSQ	Input	4	Ground (Outputs)
CLK	Input	1	Clock
$A_{15} - A_0$	Input	16	Address
ADSP	Input	1	Address Strobe from Processor
ADSC	Input	1	Address Strobe from Cache Controller
WH	Input	1	Write Enable - High Byte
WL	Input	1	Write Enable - Low Byte
ĀDV	Input	1	Advance
ŌĒ	Input	1	Output Enable
হ্রে	Input	1	Chip Select
DQ ₁₅ -DQ ₀	Input/Output	16	Regular Data
DP ₁ -DP ₀	Input/Output	2	Parity Data

Pin Descriptions

Signal Name	I/O	Description	Signal Name	I/O	Description
Input Sig	nals		WH	I	Write signal for the high-order half of the RAM
CLK	I	Clock signal. It is used to capture the address, the data to be written, and the following control signals: ADSP, ADSC, CS, WH, WL, and ADV. It is also used to advance the on-chip auto-address-increment logic (when the appropriate control signals have been set).			array. This signal is sampled by the rising edge of CLK. If WH is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ15 – DQ8 and DP1 from the on-chip data register into the selected RAM location. There is one exception to this. If both ADSP and WH are asserted (both LOW) at the rising edge of CLK, the
A15-A0	I	Sixteen address lines used to select one of 64K			write signal, WH, is ignored.
		locations. They are captured in an on-chip register on the rising edge of CLK if \overline{ADSP} or \overline{ADSC} is LOW. The rising edge of the clock also loads the lower two address lines, $A_1 - A_0$, into the on-chip auto-address-increment logic if \overline{ADSP} or \overline{ADSC} is LOW.	WL	I	Write signal for the low-order half of the RAM array. This signal is sampled by the rising edge of CLK. If WL is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ7 – DQ0 and DP0 from the on-chip data register into the selected RAM location. There is one ex-
ADSP	I	Address strobe from processor. This signal is sampled at the rising edge of CLK. When this input and/or ADSC is asserted, A ₀ -A ₁₅ will be captured			ception to this. If both ADSP and WL are asserted (both LOW) at the rising edge of CLK, the write signal, WL, is ignored.
		in the on-chip address register. It also allows the lower two address bits to be loaded into the on-chip auto-address-increment logic. If both ADSP and ADSC are asserted at the rising edge of CLK, only ADSP will be recognized. The ADSP input should be connected to the ADS output of the processor.	ADV	Ι	Advance. This signal is sampled by the rising edge of CLK. When it is asserted, it automatically increments the 2-bit on-chip auto-address-increment counter. In the CY7C1032, the address will be incremented linearly. In the CY7C1031, the address will be incremented according to the Pentium/486 burst sequence. This signal is ignored if ADSP or
ADSC	I	Address strobe from cache controller. This signal is sampled at the rising edge of CLK. When this input and/or ADSP is asserted, A ₀ -A ₁₅ will be captured in the on-chip address register. It also allows the lower two address be loaded into the on-chip auto-address-increment logic. The ADSC input should not be connected to the ADSC output of the processor.	হ্য	I	ADSC is asserted concurrently. Chip select. This signal is sampled by the rising edge of CLK when ASDP or ADSC is also asserted. The SRAM is selected if this input is asserted (LOW), and it is deselected if this input is deasserted (HIGH). The signal is ignored when ADSP and ADSC are HIGH.

57E D

CY7C1031 CY7C1032

PRELIMINARY



Pin Descriptions (continued)

Signal Name	I/O	Description
OE	Ĭ	Output enable. This signal is an asynchronous input that controls the direction of the data I/O pins. If OE is asserted (LOW), the data pins are outputs, and the SRAM can be read (as long as CS was asserted when it was sampled at the beginning of the cycle). If OE is deasserted (HIGH), the data I/O pins will be three-stated, functioning as inputs, and the SRAM can be written.

Bidirectional Signals

DQ15-DQ0 I/O

Sixteen bidirectional data I/O lines. DQ₁₅ - DQ₈ are inputs to and outputs from the high-order half of the RAM array, while DQ7 - DQ0 are inputs to and outputs from the low-order half of the RAM array. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they carry the data read from the selected location in the RAM array. The direction of the data pins is controlled by OE: when OE is high, the data pins are three-stated and can be used as inputs; when OE is low, the data pins are driven by the output buffers and are outputs. $DQ_{15} - DQ_{8}$ and $DQ_{7} - DQ_{0}$ are also three-stated when WH and WL, respectively, is sampled LOW at clock

Signal Name	I/O	Description
DP1-DP0	I/O	Two bidirectional data I/O lines. These operate in exactly the same manner as $DQ_{15} - DQ_0$, but are named differently because their primary purpose is to store parity bits, while the DQs primary purpose is to store ordinary data bits. DP_1 is an input to and an output from the high-order half of the RAM array, while DP_0 is an input to and an output from the lower-order half of the RAM array.

Maximum Ratings

not tested.) Storage Temperature - 65°C to +150°C Ambient Temperature with

(Above which the useful life may be impaired. For user guidelines,

Power Applied - 55°C to +125°C Supply Voltage on V_{CC} Relative to GND ... - 0.5V to +7.0V DC Voltage Applied to Outputs in High Z State [2] – 0.5V to V_{CC} + 0.5V DC Input Voltage^[2] -0.5V to $V_{CC} + 0.5V$ Current into Outputs (LOW) 20 mA

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[3]	v _{cc}	V _{CCQ}
Com'l	0°C to +70°C	5V ± 10%	3.0V - 5.5V
Mil	- 55°C to +125°C	5V ± 10%	5V ± 10%

Electrical Characteristics Over the Operating Range^[4]

				31-10 32-10		31-12 32-12		31-14 32-14	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Min.	Unit
V _{OH}	Output HIGH Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 mA	2.4	Vccq	2.4	Vccq	2.4	Vccq	V
V _{OL}	Output LOW Voltage	$V_{\rm CC}$ = Min, $I_{\rm OL}$ =8.0 mA		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} +0.3V	2.2	V _{CC} +0.3V	2.2	V _{CC} +0.3V	V
V_{IL}	Input LOW Voltage ^[2]		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
IX	Input Load Current	$GND \le V_I \le V_{CC}$	-1	1	-1	1	-1	1	μА
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	-5	5	-5	5	-5	5	μА

Notes:

- 2. Minimum voltage equals 2.0V for pulse durations of less than 20 ns. 4. See the last page for Group A subgroup testing information.
- 3. TA is the "instant on" case temperature.

CY7C1031 CY7C1032



PRELIMINARY

Electrical Characteristics (continued)

					31-10 32-10		31-12 32-12		31-14 32-14	
Parameter	Description	Test Condition	Test Conditions M		Max.	Min.	Max.	Min.	Min.	Unit
Ios	Output Short Circuit Current [5]	V _{CC} =Max., V _{OUT} =GND			-300		-300		-300	mA
I_{CC}	V _{CC} Operating Supply Current	V _{CC} =Max., Iout=0mA,	Com'l		265		250		235	mA
	Current	$f = f_{MAX} = 1/t_{RC}$	Mil						250	mA mA mA
I _{SB1}	Automatic CE Power- Down Current-TTL	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or	Com'l		50		50		50	mA
	Inputs	$V_{IN} \leq V_{IL}$ $f = f_{MAX}$	Mil						60	
I _{SB2}	Automatic CE Power- Down Current-	Max. V_{CC} , $\overline{CS} \ge V_{CC} - 0.3V$, $V_{IN} \ge 0.3V$	Com'l		10		10		10	mA
	CMOS Inputs	$V_{CC} = 0.3 \text{V or } V_{IN}$ $\leq 0.3 \text{V, } f = 0^{[6]}$	Mil						15	

Shaded areas contain advanced information

Capacitance^[7]


Parameter	Description	Test Conditions	Max.	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5.0$ V	Com'l	4	pF
		$V_{CC} = 5.0V$	Mil	6	_
C _{IN} : Other Inputs		l	Com'l	6	pF
			Mil	8	
C _{OUT}	Output Capacitance		Com'l	6	pF
		·	Mil	8	


Shaded areas contain advanced information

Notes:

- Not more than one output should be shortened at one time. Duration of the short circuit should not exceed 30 seconds.
- Clock signal allowed to run at speed.

7. Tested initially and after any design or process changes that may affect these parameters.





57E D

CY7C1031 CY7C1032





Switching Characteristics Over the Operating Range^[8]

		7C1031-10 7C1032-10		7C1031-12 7C1032-12		7C1031-14 7C1032-14		
Parameter	Description	Min.	Max.	Min.	Min.	Min.	Max.	Unit
t _{CYC}	Clock Cycle Time	12.5		15		20		ns
t _{CH}	Clock HIGH	5		6		8		ns
t _{CL}	Clock LOW	5		6		8		ns
t _{AS}	Address Set-Up Before CLK Rise	2.5		2.5		3		ns
t _{AH}	Address Hold After CLK Rise	0.5		0.5		1		ns
t _{CDV}	Data Output Valid After CLK Rise		10		12		14	ns
t _{DOH}	Data Output Hold After CLK Rise	3		3		3		ns
t _{ADS}	ADSP, ADSC Set-Up Before CLK Rise	2.5		2.5		3		ns
t _{ADSH}	ADSP, ADSC Hold After CLK Rise	0.5		0.5		1		ns
twes	WH, WL Set-Up Before CLK Rise	2.5		2.5		3		ns
tweH	WH, WL Hold After CLK Rise	0.5		0.5		1		ns
t _{ADVS}	ADV Set-Up Before CLK Rise	2.5		2.5		3		ns
t _{ADVH}	ADV Hold After CLK Rise	0.5		0.5		1		ns
t _{DS}	Data Input Set-Up Before CLK Rise	2.5		2.5		3		ns
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		1		ns
t _{CSS}	Chip Select Set-Up	2.5		2.5		3		ns
t _{CSH}	Chip Select Hold After CLK Rise	0.5		0.5		1		ns
tcsoz	Chip Select Sampled to Output High Z ^[9]	2	6	2	6	2	7	ns
t _{EOZ}	OE HIGH to Output High Z ^[6]	2	6	2	6	2	7	ns
t _{EOV}	OE LOW to Output Valid		5		5		6	ns
tweoz	WH or WL Sampled LOW to Output High Z ^[6,10]		5		6		7	ns
tweov	WH or WL Sampled HIGH to Output Valid ^[7]		10		12		14	ns

Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 85-pF load capacitance.

6. t_{CSOZ}, t_{EOZ}, and t_{WEOZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.

^{7.} At any given voltage and temperature, tweOZ min. is less than tweOV

57E D

CY7C1031 CY7C1032


1031-6




PRELIMINARY

Switching Waveforms

Single Read^[11]



Single Write Timing: Write Initiated by ADSP



Notes: 11. \overline{OE} is LOW throughout this operation.


57E D


CY7C1031 CY7C1032




PRELIMINARY

Switching Waveforms (continued)






Burst Read Sequence with Four Accesses




57E D

CY7C1031 CY7C1032




Switching Waveforms (continued)

Output (Controlled by OE)



Write Burst Timing: Write Initiated by ADSC




57E D

CY7C1031 CY7C1032



Switching Waveforms (continued)

Write Burst Timing: Write Initiated by ADSP




57E D


CY7C1031 CY7C1032

PRELIMINARY



Switching Waveforms (continued)





Truth Table

Input					1		
CS	ADSP	ADSC	ADV	WH or WL	CLK	Address	Operation
Н	L	х	х	Х	L→H	N/A	Chip Deselected
Н	х	L	Х	Х	L→H	N/A	Chip Deselected
L	L	Х	Х	Х	L→H	External	Read Cycle, Begin Burst
L	Н	L	X	Н	L→H	External	Read Cycle, Begin Burst
L	Н	L	Х	L	L→H	External	Write Cycle, Begin Burst
Х	Н	H	L	L	L→H	Incremented Burst Address	Write Cycle, In Burst Sequence
Х	Н	Н	L	Н	L→H	Incremented Burst Address	Read Cycle, In Burst Sequence
Х	Н	Н	Н	L	L→H	Same Address as previous cycle	Write Cycle
Х	Н	Н	Н	Н	L→H	Same Address as previous cycle	Read Cycle

57E D

CY7C1031 CY7C1032





Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C1031-10JC	J69	Commercial
12	CY7C1031-12JC	J69	Commercial
14	CY7C1031-14JC	J69	Commercial
	CY7C1031-14YMB	Y59	Military

Document #: 38-00219

Speed (ns)	Ordering Code	Package Type	Operating Range	
10	CY7C1032-10JC	J69	Commercial	
12	CY7C1032-12JC	J69	Commercial	
14	CY7C1032-14JC	J69	Commercial	
	CY7C1032-14YMB	Y59	Military	

Shaded areas contain advanced information.


CY7C1031 CY7C1032





Package Diagrams

52-Lead Plastic Leaded Chip Carrier J69



52-Pin Ceramic Leaded Chip Carrier Y59

