

N-channel enhancement mode vertical D-MOS transistor

BSP126

DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	250 V
Drain current (DC)	I_D	max.	350 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	1.5 W
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	5.0 Ω
		max.	7.0 Ω
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V


PINNING - SOT223

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain

Marking code

BSP126

PIN CONFIGURATION



N-channel enhancement mode vertical D-MOS transistor

BSP126

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	250 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	I_D	max.	350 mA
Drain current (peak)	I_{DM}	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	P_{tot}	max.	1.5 W
Storage temperature range	T_{stg}		-65 to + 150 $^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient (note 1)	R_{thj-a}	=	83.3 K/W
-----------------------------------	-------------	---	----------

Note

1. Device mounted on an epoxy printed-circuit board 40 mm × 40 mm × 1.5 mm; mounting pad for the drain lead min. 6 cm².

CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	250 V
Drain-source leakage current $V_{DS} = 200\text{ V}; V_{GS} = 0$	I_{DSS}	max.	1.0 μA
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.0 V
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	5.0 Ω 7.0 Ω
$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	$R_{DS(on)}$	max.	10 Ω
Transfer admittance $I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 400 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	C_{iss}	typ. max.	65 pF 90 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	C_{oss}	typ. max.	20 pF 30 pF

N-channel enhancement mode vertical D-MOS transistor

BSP126

Feedback capacitance at $f = 1 \text{ MHz}$;

$V_{DS} = 25 \text{ V}; V_{GS} = 0$

C_{rss}	typ.	5 pF
	max.	15 pF



Switching times (see Figs 2 and 3)

$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$

$V_{GS} = 0 \text{ to } 10 \text{ V}$





t_{on}	typ.	5 ns
	max.	10 ns

t_{off}	typ.	20 ns
	max.	30 ns






N-channel enhancement mode vertical
D-MOS transistor

BSP126



N-channel enhancement mode vertical
D-MOS transistor

BSP126



N-channel enhancement mode vertical D-MOS transistor

BSP126

PACKAGE OUTLINE

Plastic surface mounted package; collector pad for good heat transfer; 4 leads

SOT223

