NEC

User's Manual

μ PD78070A, 78070AY

8-bit Single-Chip Microcontrollers

[MEMO]

NOTES FOR CMOS DEVICES

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, EEPROM, IEBus, and QTOP are trademarks of NEC Corporation.

Windows and WindowsNT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

Ethernet is a trademark of XEROX Corporation.

OSF/Motif is a trademark of Open Software Foundation, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

TRON is an abbreviation of The Realtime Operating System Nucleus.

ITRON is an abbreviation of Industrial TRON.

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

Purchase of NEC I^2C components conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311

Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Cumbica-Guarulhos-SP, Brasil

Tel: 011-6465-6810 Fax: 011-6465-6829

J97. 8

Major Revisions in This Edition (1/2)

Page	Description
Throughout	μ PD78070A, 78070AY: Under development $ ightarrow$ Developed
	The following products were added (planned) μPD78070AGC-8EU, 78070AYGC-8EU
p. 40, 50	1.5 and 2.5 78K/0 Series Expansion
	The contents were updated to the latest version
p. 66, 82	Tables 3-1. and 4-1. Pin Input/Output Circuit Types
	Recommended connection of unused P07/XT1 pin was modified Connect to V _{DD} or V _{SS} → Connect to V _{DD}
p. 119 to 123, 127,	6.2 Port Configuration
130	The following block diagrams were modified
	Figure 6-5. Block Diagram of P20, P21, P23 to P26 Figure 6-6. Block Diagram of P22 and P27
	Figure 6-7. Block Diagram of P20, P21, P23 to P26
	Figure 6-8. Block Diagram of P22 and P27
	Figure 6-9. Block Diagram of P30 to P37
	Figure 6-13. Block Diagram of P71 and P72
	Figure 6-16. Block Diagram of P100 and P101
p. 143	Table 7-2. Relationship between CPU Clock and Minimum Instruction Execution Time was added
p. 155	8.1 Outline of Timers Incorporated into μ PD78070A and 78070AY was added
p. 166	Figure 8-4. 16-bit Timer Mode Control Register Format The generation conditions of interrupt requests in the operation mode and the clear mode were modified
p. 168	Caution was modified in Figure 8-6. 16-bit Timer Output Control Register Format
p. 215, 220, 237	Figures 9-10., 9-13., and 10-13. Square-wave Output Operation Timing were added
p. 256	12.3 (2) Watchdog timer mode register (WDTM) was modified
p. 294	Caution was added in 17.1 Serial Interface Channel 0 Functions
p. 298	17.2 (2) Slave address register (SVA) was modified
p. 302	Note and Caution were added in 17.3 (2) Serial operating mode register 0 (CSIM0)
p. 305	Note of the BSYE flag was modified in Figure 17-5. Serial Bus Interface Control Register Format
p. 315	Cautions on the bus change timing were added in 17.4.3 (2) (a) Bus release signal (REL), (b) Command signal (CMD)
p. 331	17.4.3 (6) Address match detection method was modified
p. 346	Caution was added in 18.1 Serial Interface Channel 0 Functions
p. 350	Caution was added in 18.2 (1) Serial I/O shift register 0 (SIO0)
p. 350	18.2 (2) Slave address register (SVA) was modified
p. 354	Note and Caution were added in 18.3 (2) Serial operating mode register 0 (CSIM0)
p. 380	18.4.4 (6) Address match detection method was modified
p. 390	18.4.5 (3) Slave wait release (slave reception) was added
p. 391	18.4.6 Restrictions in I ² C bus mode was added

Major Revisions in This Edition (2/2)

Page	Description
p. 393	18.4.7 SCK0/SCL/P27 pin output manipulation was modified
p. 396	Figure 19-1. Serial Interface Channel 1 Block Diagram was modified
p. 401	Caution was added in Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format
p. 429	19.4.3 (3) (d) Busy control option, (e) Busy & strobe control option, and (f) Bit slippage detection function of the former edition were changed to (4) Synchronization control and the description was improved
p. 461	20.4.2 (2) (d) Reception The INTSR generation conditions at a receive error were modified
p. 462	Figure 20-10. Receive Error Timing was modified and note was added
p. 471	20.4.4 Restrictions on using UART mode was added
p. 545	APPENDIX A DIFFERENCES BETWEEN μ PD78078, 78075B SUBSERIES AND μ PD78070A was added
p. 547 to 560	APPENDIX B DEVELOPMENT TOOLS Revisions throughout: support of the in-circuit emulator IE-78K0-NS, etc.
p. 561, 562	APPENDIX C EMBEDDED SOFTWARE Revisions throughout: fuzzy inference development support system was deleted, etc.
p. 569, 570	APPENDIX E REVISION HISTORY was added

The mark ★ shows major revised points.

[MEMO]

INTRODUCTION

Readers

This manual has been prepared for user engineers who understand the functions of the μ PD78070A and 78070AY and wish to design and develop its application systems and programs.

Purpose

This manual is intended for users to understand the functions described in the organization below.

Organization

The μ PD78070A and 78070AY manual is separated into two parts: this manual and the instructions edition (common to the 78K/0 Series).

μPD78070A, 78070AY User's Manual (This manual)

- Pin functions
- Internal block functions
- Interrupt
- Other on-chip peripheral functions

78K/0 Series User's Manual — Instructions —

- CPU functions
- Instruction set
- Explanation of each instruction

How to Read This Manual

Before reading this manual, you should have general knowledge of electric and logic circuits and microcontroller.

- O When you want to understand the functions in general:
 - → Read this manual in the order of the contents.
- O How to interpret the register format:
 - → For the circled bit number, the bit name is defined as a reserved word in RA78K/ 0, and in CC78K/0, already defined in the header file named sfrbit.h.
- O When you know a register name and want to confirm its details:
 - ightarrow Read APPENDIX D REGISTER INDEX
- \circ To know the differences between the μ PD78078 and 78078Y Subseries:
 - ightarrow Refer to 1.8 Differences between μ PD78078 Subseries and μ PD78070A and 2.8 Differences between μ PD78078Y Subseries and μ PD78070AY.
- \circ To know the μ PD78070A and 78070AY instruction function in detail:
- → Refer to "78K/0 Series User's Manual Instructions (U12326E)"
- \circ For the electrical specifications of the μ PD78070A and 78070AY:
 - \rightarrow Refer to separately available Data Sheet.
- \circ To know the application example of each function of the $\mu \text{PD78070A}$ and 78070AY:
 - → Refer to separately available Application Note.

Chapter Organization: This manual divides the descriptions for the μ PD78070A and 78070AY into different chapters as shown below. Read only the chapters related to the device you use.

	Chapter	μPD78070A	μPD78070AY
Chapter 1	Outline (μPD78070A)	√	_
Chapter 2	Outline (μPD78070AY)	_	√
Chapter 3	Pin Function (μPD78070A)	√	_
Chapter 4	Pin Function (μPD78070AY)	_	√
Chapter 5	CPU Architecture	√	√
Chapter 6	Port Functions	√	√
Chapter 7	Clock Generator	√	√
Chapter 8	16-bit Timer/Event Counter	√	√
Chapter 9	8-bit Timer/Event Counters 1 and 2	√	√
Chapter 10	8-bit Timer/Event Counters 5 and 6	√	√
Chapter 11	Watch Timer	√	√
Chapter 12	Watchdog Timer	√	√
Chapter 13	Clock Output Control Circuit	√	√
Chapter 14	Buzzer Output Control Circuit	√	√
Chapter 15	A/D Converter	√	√
Chapter 16	D/A Converter	√	√
Chapter 17	Serial Interface Channel 0 (μPD78070A)	√	_
Chapter 18	Serial Interface Channel 0 (μPD78070AY)	_	√
Chapter 19	Serial Interface Channel 1	√	√
Chapter 20	Serial Interface Channel 2	√	√
Chapter 21	Real-time Output Port	√	√
Chapter 22	Interrupt and Test Functions	√	V
Chapter 23	External Device Expansion Function	√	V
Chapter 24	Standby Function	√	V
Chapter 25	Reset Function	√	V
Chapter 26	Instruction Set	√	√

Differences between μ PD78070A and μ PD78070AY

The μ PD78070A and μ PD78070AY are different in the following functions of the serial interface channel 0.

Mode of Serial Interface Channel 0	μPD78070A	μPD78070AY
3-wire serial I/O mode	V	V
2-wire serial I/O mode	V	√
SBI (serial bus interface) mode	V	_
I ² C (Inter IC) bus mode	_	V

√ : Supported

— : Not supported

Legend Data representation weight: High digits on the left and low digits on the right

Active low representations : $\overline{\times\!\times\!\times}$ (line over the pin and signal names)

Note : Description of note in the text

Caution : Information requiring particular attention

Remark : Additional explanatory material

Numeral representations : Binary ... $\times\!\times\!\times\!\times$ or $\times\!\times\!\times\!B$

 ${\sf Decimal}\, \dots \times \!\!\! \times \!\!\! \times$

Hexadecimal ... xxxxH

* Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

• Device Related Documents (µPD78070A, 78070AY)

Document Name	Document No.	
	English	Japanese
μΡD78070A, 78070AY User's Manual	This manual	U10200J
μPD78070A Data Sheet	U10326E	U10326J
μΡD78070AY Data Sheet	U10542E	U10542J
78K/0 Series User's Manual — Instructions	U12326E	U12326J
78K/0 Series Instruction Table	_	U10903J
78K/0 Series Instruction Set	_	U10904J
μΡD78070A Special Function Register Table	_	U10133J
μΡD78070AY Special Function Register Table	_	U10134J
78K/0 Series Application Note — Basics (III)	U10182E	U10182J

• Device Related Documents (μPD78078, 78078Y Subseries)

Document Name	Document No.		
	English	Japanese	
μPD78078, 78078Y Subseries User's Manual	U10641E	U10641J	
μPD78076, 78078 Data Sheet	U10167E	U10167J	
μPD78P078 Data Sheet	U10168E	U10168J	
μPD78076Y, 78078Y Data Sheet	U10605E	U10605J	
μPD78P078Y Data Sheet	U10606E	U10606J	
78K/0 Series User's Manual — Instructions	U12326E	U12326J	
78K/0 Series Instruction Table	_	U10903J	
78K/0 Series Instruction Set	_	U10904J	
μΡD78078 Subseries Special Function Register Table	_	IEM-5607	
μPD78078Y Subseries Special Function Register Table	_	IEM-5601	
78K/0 Series Application Note — Basics (III)	U10182E	U10182J	

Caution The above documents are subject to change without prior notice. Be sure to use the latest documents when starting design.

• Development Tool Documents (User's Manuals)

Document Name		Document No.	
		English	Japanese
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K0 C Compiler Application Note	Programming Know-how	EEA-1208	EEA-618
CC78K Series Library Source File		_	U12322J
IE-78K0-NS			Planned
IE-78001-R-A		Planned	Planned
IE-78K0-R-EX1		Planned	Planned
IE-78078-NS-EM1		Planned	Planned
IE-78078-R-EM		U10775E	U10775J
EP-78064		EEU-1469	EEU-934
SM78K0 System Simulator Windows™-Based	Reference	U10181E	U10181J
SM78K Series External Part User Open Interface Specifications			U10092J
ID78K0-NS Integrated Debugger	Reference	Planned	U12900J
ID78K0 Integrated Debugger EWS-Based Reference		_	U11151J
ID78K0 Integrated Debugger PC-Based Reference		U11539E	U11539J
ID78K0 Integrated Debugger Windows-Based	Guides	U11649E	U11649J

Caution The above documents are subject to change without prior notice. Be sure to use the latest documents when starting design.

• Documents for Embedded Software (User's Manuals)

Document Name		Document No.	
		English	Japanese
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	_	U12257J

• Other Documents

Document Name		Document No.	
	English	Japanese	
IC Package Manual	C10943X		
Semiconductor Device Mounting Technology Manual	C10535E	C10535J	
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J	
NEC Semiconductor Device Reliability/Quality Control System	U10983E	U10983J	
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J	
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	_	
Microcomputer Product Series Guide	_	U11416J	

Caution The above documents are subject to change without prior notice. Be sure to use the latest documents when starting design.

[MEMO]

TABLE OF CONTENTS

CHAPTE	R1 OU	ITLINE (μPD78070A)	35				
1.1	Featur	es	35				
1.2	Application Fields 3						
1.3	Ordering Information 3						
1.4	Pin Configuration (Top View)						
1.5	78K/0	Series Expansion	40				
1.6	Block	Diagram	42				
1.7	Outlin	e of Function	43				
1.8	Differe	ences between μ PD78078 Subseries and μ PD78070A	44				
CHAPTE	R 2 OU	ITLINE (μPD78070AY)	45				
2.1	Featur	es	45				
2.2	Applic	ation Fields	46				
2.3	Orderi	ng Information	46				
2.4	Pin Co	onfiguration (Top View)	47				
2.5	78K/0	Series Expansion	50				
2.6	Block	Diagram	52				
2.7	Outlin	e of Function	53				
2.8	Differe	ences between μ PD78078Y Subseries and μ PD78070AY	54				
CHAPTE	R3 PIN	l FUNCTION (μPD78070A)	55				
3.1		inction List					
3.2	Descri	ption of Pin Functions	59				
	3.2.1	P00 to P07 (Port 0)	59				
	3.2.2	P10 to P17 (Port 1)	59				
	3.2.3	P20 to P27 (Port 2)	60				
	3.2.4	P30 to P37 (Port 3)	61				
	3.2.5	P60 to P63, P66 (Port 6)	61				
	3.2.6	P70 to P72 (Port 7)	62				
	3.2.7	P90 to P96 (Port 9)	62				
	3.2.8	P100 to P103 (Port 10)	63				
	3.2.9	P120 to P127 (Port 12)	63				
	3.2.10	P130, P131 (Port 13)	64				
	3.2.11	AD0 to AD7	64				
	3.2.12	A0 to A15	64				
	3.2.13	RD	64				
	3.2.14	WR	64				
	3.2.15	ASTB	64				
	3.2.16	AVREF0	64				
	3.2.17	AVREF1	64				
	3.2.18	AV _{DD}	64				
	3.2.19	AVss	65				
	3.2.20	RESET	65				
	3.2.21	X1, X2	65				

	3.2.22	XT1, XT2	65
	3.2.23	VDD	65
	3.2.24	Vss	65
	3.2.25	IC	65
3.3	Pin In	put/Output Circuits and Recommended Connection of Unused Pins	66
CHAPTE	ER 4 PIN	N FUNCTION (μPD78070AY)	71
4.1	Pin Fu	ınction List	71
4.2	Descr	iption of Pin Functions	75
	4.2.1	P00 to P07 (Port 0)	75
	4.2.2	P10 to P17 (Port 1)	75
	4.2.3	P20 to P27 (Port 2)	76
	4.2.4	P30 to P37 (Port 3)	77
	4.2.5	P60 to P63, P66 (Port 6)	77
	4.2.6	P70 to P72 (Port 7)	78
	4.2.7	P90 to P96 (Port 9)	78
	4.2.8	P100 to P103 (Port 10)	79
	4.2.9	P120 to P127 (Port 12)	79
	4.2.10	P130, P131 (Port 13)	80
	4.2.11	AD0 to AD7	80
	4.2.12	A0 to A15	80
	4.2.13	RD	80
	4.2.14	WR	80
	4.2.15	ASTB	80
	4.2.16	AVREF0	80
	4.2.17	AVREF1	80
	4.2.18	AV _{DD}	80
	4.2.19	AVss	81
	4.2.20	RESET	81
	4.2.21	X1, X2	81
	4.2.22	XT1, XT2	81
	4.2.23	VDD	81
	4.2.24	Vss	81
	4.2.25	IC	81
4.3	Pin In	put/Output Circuits and Recommended Connection of Unused Pins	82
CHAPTE	ER 5 CP	PU ARCHITECTURE	87
5.1	Memo	ry Spaces	87
	5.1.1	External memory Space	88
	5.1.2	Internal data memory space	89
	5.1.3	Special function register (SFR) area	89
	5.1.4	Data memory addressing	90
5.2	Proce	ssor Registers	91
	5.2.1	Control registers	91
	5.2.2	General registers	94
	523	Special function register (SFR)	95

5.3	Instru	Instruction Address Addressing			
	5.3.1	Relative addressing	99		
	5.3.2	Immediate addressing	100		
	5.3.3	Table indirect addressing	101		
	5.3.4	Register addressing	102		
5.4	Opera	and Address Addressing	103		
	5.4.1	Implied addressing	103		
	5.4.2	Register addressing	104		
	5.4.3	Direct addressing	105		
	5.4.4	Short direct addressing	106		
	5.4.5	Special function register (SFR) addressing	107		
	5.4.6	Register indirect addressing	108		
	5.4.7	Based addressing	109		
	5.4.8	Based indexed addressing	110		
	5.4.9	Stack addressing	110		
CHAPTE	R 6 PC	ORT FUNCTIONS	111		
6.1	Port F	Functions	111		
6.2	Port C	Configuration	116		
	6.2.1	Port 0	116		
	6.2.2	Port 1	118		
	6.2.3	Port 2 (μPD78070A)	119		
	6.2.4	Port 2 (μPD78070AY)	121		
	6.2.5	Port 3	123		
	6.2.6	Port 6	124		
	6.2.7	Port 7	126		
	6.2.8	Port 9	128		
	6.2.9	Port 10	130		
	6.2.10	Port 12	132		
	6.2.11	Port 13	133		
6.3	Port F	Function Control Registers	134		
6.4	Port F	Function Operations	138		
	6.4.1	Writing to input/output port	138		
	6.4.2	Reading from input/output port	138		
	6.4.3	Operations on input/output port	138		
CHAPTE	R7 CL	LOCK GENERATOR	139		
7.1	Clock	Generator Functions	139		
7.2	Clock	Generator Configuration	140		
7.3	Clock	Generator Control Register	141		
7.4	Syste	m Clock Oscillator	145		
	7.4.1	Main system clock oscillator	145		
	7.4.2	Subsystem clock oscillator	146		
	7.4.3	Divider	148		
	7.4.4	When no subsystem clocks are used	148		
7.5	Clock	Generator Operations	149		
	7.5.1	Main system clock operations	150		
	7.5.2	Subsystem clock operations	151		

7.	6 Chan	ging System Clock and CPU Clock Settings	152
	7.6.1	Time required for switchover between system clock and CPU clock	152
	7.6.2	System clock and CPU clock switching procedure	153
CHAD	TED 0 16	BIT TIMER/EVENT COUNTER	155
8.º		he of Timers Incorporated into μ PD78070A and 78070AY	
8.		Timer/Event Counter Functions	
_		Timer/Event Counter Functions	
8.3 8.4		Timer/Event Counter Configuration	
8.		Timer/Event Counter Control Registers	
0.	8.5.1	Interval timer operations	
	8.5.2	PWM output operations	
	8.5.3	PVVVV output operations	
	8.5.4	Pulse width measurement operations	
	8.5.5	External event counter operation	
		·	
	8.5.6	Square-wave output operation One-shot pulse output operation	
0	8.5.7	Timer/Event Counter Operating Precautions	
8.0	0 10-DI	Timer/Event Counter Operating Precautions	193
CHAP	TER 9 8-	BIT TIMER/EVENT COUNTERS 1 AND 2	197
9.	1 8-bit ⁻	Timer/Event Counters 1 and 2 Functions	197
	9.1.1	8-bit timer/event counter mode	197
	9.1.2	16-bit timer/event counter mode	200
9.	2 8-bit	Timer/Event Counters 1 and 2 Configurations	202
9.	3 8-bit ⁻	Timer/Event Counters 1 and 2 Control Registers	205
9.	4 8-bit	Timer/Event Counters 1 and 2 Operations	210
	9.4.1	8-bit timer/event counter mode	210
	9.4.2	16-bit timer/event counter mode	216
9.	5 Cautio	ons on 8-bit Timer/Event Counters 1 and 2	221
CHVD	TED 10 0	-BIT TIMER/EVENT COUNTERS 5 AND 6	222
_		Timer/Event Counters 5 and 6 Functions	_
		Timer/Event Counters 5 and 6 Configurations	
		Timer/Event Counters 5 and 6 Control Registers	
		Timer/Event Counters 5 and 6 Operations	
10	10.4.1	Interval timer operations	
	10.4.1	·	
	10.4.2	·	
	10.4.3	·	
10	_	ons on 8-bit Timer/Event Counters 5 and 6	
10	Cauti	ons on o-bit Timer/Event Counters 3 and 0	242
СНАР	TER 11 V	VATCH TIMER	245
11	.1 Watch	n Timer Functions	245
11	.2 Watch	n Timer Configuration	246
11	.3 Watch	n Timer Control Registers	247
11	.4 Watch	n Timer Operations	250
	11.4.1	Watch timer operation	250
	11 4 2	Interval timer operation	250

CHAPTE	R 12 WATCHDOG TIMER	251
12.1	Watchdog Timer Functions	251
12.2	Watchdog Timer Configuration	253
12.3	Watchdog Timer Control Registers	254
12.4	Watchdog Timer Operations	257
	12.4.1 Watchdog timer operation	257
	12.4.2 Interval timer operation	258
CHAPTE	R 13 CLOCK OUTPUT CONTROL CIRCUIT	259
13.1	Clock Output Control Circuit Functions	259
13.2	Clock Output Control Circuit Configuration	260
13.3	Clock Output Function Control Registers	261
	R 14 BUZZER OUTPUT CONTROL CIRCUIT	
14.1	Buzzer Output Control Circuit Functions	265
14.2	Buzzer Output Control Circuit Configuration	265
14.3	Buzzer Output Function Control Registers	266
CHAPTE	R 15 A/D CONVERTER	269
	A/D Converter Functions	
15.2	A/D Converter Configuration	269
15.3	A/D Converter Control Registers	
15.4		
	15.4.1 Basic operations of A/D converter	277
	15.4.2 Input voltage and conversion results	
	15.4.3 A/D converter operating mode	
15.5	A/D Converter Cautions	282
CHAPTE	R 16 D/A CONVERTER	
16.1	D/A Converter Functions	287
16.2	D/A Converter Configuration	288
16.3	D/A Converter Control Registers	290
	Operations of D/A Converter	
16.5	Cautions Related to D/A Converter	292
CHAPTE	R 17 SERIAL INTERFACE CHANNEL 0 (μPD78070A)	
17.1	Serial Interface Channel 0 Functions	
17.2	Serial Interface Channel 0 Configuration	
17.3	Serial Interface Channel 0 Control Registers	
17.4	Serial Interface Channel 0 Operations	307
	17.4.1 Operation stop mode	
	17.4.2 3-wire serial I/O mode operation	308
	17.4.3 SBI mode operation	312
	17.4.4 2-wire serial I/O mode operation	
	17.4.5 SCK0/P27 pin output manipulation	343
CHAPTE	R 18 SERIAL INTERFACE CHANNEL 0 (μPD78070AY)	345
18 1	Serial Interface Channel 0 Functions	346

18.2	Serial Interface Channel 0 Configuration	348
18.3	Serial Interface Channel 0 Control Registers	352
18.4	Serial Interface Channel 0 Operations	360
	18.4.1 Operation stop mode	360
	18.4.2 3-wire serial I/O mode operation	361
	18.4.3 2-wire serial I/O mode operation	365
	18.4.4 I ² C bus mode operation	370
	18.4.5 Cautions on use of I ² C bus mode	388
	18.4.6 Restrictions in I ² C bus mode	391
	18.4.7 SCK0/SCL/P27 pin output manipulation	393
CHAPTE	ER 19 SERIAL INTERFACE CHANNEL 1	395
19.1	Serial Interface Channel 1 Functions	395
19.2	Serial Interface Channel 1 Configuration	396
19.3	Serial Interface Channel 1 Control Registers	398
19.4	Serial Interface Channel 1 Operations	405
	19.4.1 Operation stop mode	
	19.4.2 3-wire serial I/O mode operation	
	19.4.3 3-wire serial I/O mode operation with automatic transmit/receive function	
CHAPTE	ER 20 SERIAL INTERFACE CHANNEL 2	437
20.1		
20.2		
20.3		
20.4	•	
2014	20.4.1 Operation stop mode	
	20.4.2 Asynchronous serial interface (UART) mode	
	20.4.3 3-wire serial I/O mode	
	20.4.4 Restrictions on using UART mode	
CHAPTE	ER 21 REAL-TIME OUTPUT PORT	475
	Real-time Output Port Functions	
21.2	· · · · · · · · · · · · · · · · · · ·	
21.3		
CHAPTE	ER 22 INTERRUPT FUNCTIONS AND TEST FUNCTIONS	479
22.1		
22.2	•	
22.2	•	
22.4		
22.7	22.4.1 Non-maskable interrupt request acknowledge operation	
	22.4.2 Maskable interrupt request acknowledge operation	
	22.4.3 Software interrupt request acknowledge operation	
	22.4.4 Multiple interrupt servicing	
	22.4.5 Interrupt request reserve	
22.5	·	
22.5	22.5.1 Registers controlling the test function	
	22.5.2 Test input signal acknowledge operation	

CHAPTE	R 23 EXTERNAL DEVICE EXPANSION FUNCTION	505
23.1	External Device Expansion Functions	505
23.2	External Device Expansion Function Control Register	506
23.3	External Device Expansion Function Timing	508
23.4	Example of Connection with Memory	513
CHAPTE	R 24 STANDBY FUNCTION	515
24.1	Standby Function and Configuration	515
	24.1.1 Standby function	515
	24.1.2 Standby function control register	516
24.2	Standby Function Operations	517
	24.2.1 HALT mode	517
	24.2.2 STOP mode	520
CHAPTE	R 25 RESET FUNCTION	523
25.1	Reset Function	523
CHAPTE	R 26 INSTRUCTION SET	529
26.1	Legends Used in Operation List	530
	26.1.1 Operand identifiers and description methods	530
	26.1.2 Description of "operation" column	531
	26.1.3 Description of "flag operation" column	531
26.2	Operation List	532
26.3	Instructions Listed by Addressing Type	540
APPEND	IX A DIFFERENCES BETWEEN μ PD78078, 78075B SUBSERIES, AND μ PD78070A	545
APPEND	IX B DEVELOPMENT TOOLS	547
B.1	Language Processing Software	550
B.2	Debugging Tools	552
	B.2.1 Hardware	552
	B.2.2 Software	554
B.3	Upgrading from In-circuit Emulator for 78K/0 Series to	
	In-circuit Emulator IE-78001-R-A	556
APPEND	IX C EMBEDDED SOFTWARE	561
APPEND	IX D REGISTER INDEX	
D.1	Register Name Index	563
D.2	Register Symbol Index	566
ADDENID	IY E DEVISION HISTORY	560

[MEMO]

LIST OF FIGURES (1/8)

Figure No.	Title	Page
3-1	List of Pin Input/Output Circuits	. 68
4-1	List of Pin Input/Output Circuits	. 84
5-1	Memory Map	. 87
5-2	Data Memory Addressing	. 90
5-3	Program Counter Format	. 91
5-4	Program Status Word Format	. 91
5-5	Stack Pointer Format	. 93
5-6	Data to be Saved to Stack Memory	. 93
5-7	Data to be Reset from Stack Memory	. 93
5-8	General Register Configuration	. 94
6-1	Port Types	. 111
6-2	Block Diagram of P00 and P07	. 117
6-3	Block Diagram of P01 to P06	. 117
6-4	Block Diagram of P10 to P17	. 118
6-5	Block Diagram of P20, P21, P23 to P26	. 119
6-6	Block Diagram of P22 and P27	. 120
6-7	Block Diagram of P20, P21, P23 to P26	. 121
6-8	Block Diagram of P22 and P27	. 122
6-9	Block Diagram of P30 to P37	. 123
6-10	Block Diagram of P60 to P63	. 124
6-11	Block Diagram of P66	. 125
6-12	Block Diagram of P70	. 126
6-13	Block Diagram of P71 and P72	. 127
6-14	Block Diagram of P90 to P93	. 128
6-15	Block Diagram of P94 to P96	
6-16	Block Diagram of P100 and P101	. 130
6-17	Block Diagram of P102 and P103	. 131
6-18	Block Diagram of P120 to P127	
6-19	Block Diagram of P130 and P131	. 133
6-20	Port Mode Register Format	. 136
6-21	Pull-up Resistor Option Register Format	. 137
7-1	Block Diagram of Clock Generator	. 140
7-2	Subsystem Clock Feedback Resistor	. 141
7-3	Processor Clock Control Register Format	. 142
7-4	Oscillation Mode Selection Register Format	. 144
7-5	Main System Clock Waveform due to Writing to OSMS	. 144
7-6	External Circuit of Main System Clock Oscillator	
7-7	External Circuit of Subsystem Clock Oscillator	
7-8	Examples of Oscillator with Bad Connection	. 147

LIST OF FIGURES (2/8)

Figure No.	Title	Page
7-9	Main System Clock Stop Function	150
7-10	System Clock and CPU Clock Switching	
8-1	16-bit Timer/Event Counter Block Diagram	
8-2	16-bit Timer/Event Counter Output Control Circuit Block Diagram	161
8-3	Timer Clock Selection Register 0 Format	165
8-4	16-bit Timer Mode Control Register Format	166
8-5	Capture/Compare Control Register 0 Format	167
8-6	16-bit Timer Output Control Register Format	168
8-7	Port Mode Register 3 Format	169
8-8	External Interrupt Mode Register 0 Format	170
8-9	Sampling Clock Select Register Format	171
8-10	Control Register Settings for Interval Timer Operation	172
8-11	Interval Timer Configuration Diagram	173
8-12	Interval Timer Operation Timings	173
8-13	Control Register Settings for PWM Output Operation	175
8-14	Example of D/A Converter Configuration with PWM Output	176
8-15	TV Tuner Application Circuit Example	176
8-16	Control Register Settings for PPG Output Operation	177
8-17	Control Register Settings for Pulse Width Measurement with Free-running Counter	
	and One Capture Register	178
8-18	Configuration Diagram for Pulse Width Measurement by Free-running Counter	179
8-19	Timing of Pulse Width Measurement Operation by Free-running Counter and	
	One Capture Register (with Both Edges Specified)	179
8-20	Control Register Settings for Two Pulse Width Measurements with	
	Free-running Counter	180
8-21	Timing of Pulse Width Measurement Operation with Free-running Counter	
	(with Both Edges Specified)	181
8-22	Control Register Settings for Pulse Width Measurement with Free-running Counter	
	and Two Capture Registers	182
8-23	Timing of Pulse Width Measurement Operation by Free-running Counter and	
	Two Capture Registers (with Rising Edge Specified)	183
8-24	Control Register Settings for Pulse Width Measurement by Means of Restart	184
8-25	Timing of Pulse Width Measurement Operation by Means of Restart	
	(with Rising Edge Specified)	184
8-26	Control Register Settings in External Event Counter Mode	185
8-27	External Event Counter Configuration Diagram	186
8-28	External Event Counter Operation Timings (with Rising Edge Specified)	186
8-29	Control Register Settings in Square-wave Output Mode	187
8-30	Square-wave Output Operation Timing	
8-31	Control Register Settings for One-shot Pulse Output Operation Using Software Trigger	
8-32	Timing of One-shot Pulse Output Operation Using Software Trigger	
8-33	Control Register Settings for One-shot Pulse Output Operation Using External Trigger	

LIST OF FIGURES (3/8)

Figure No.	Title	Page
8-34	Timing of One-shot Pulse Output Operation Using External Trigger	
	(with Rising Edge Specified)	192
8-35	16-bit Timer Register Start Timing	193
8-36	Timings After Change of Compare Register during Timer Count Operation	193
8-37	Capture Register Data Retention Timing	194
8-38	Operation Timing of OVF0 Flag	195
9-1	8-bit Timer/Event Counters 1 and 2 Block Diagram	202
9-2	Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 1	203
9-3	Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 2	203
9-4	Timer Clock Select Register 1 Format	206
9-5	8-bit Timer Mode Control Register 1 Format	207
9-6	8-bit Timer Output Control Register Format	208
9-7	Port Mode Register 3 Format	209
9-8	Interval Timer Operation Timing	210
9-9	External Event Counter Operation Timings (with Rising Edge Specified)	213
9-10	Square-wave Output Operation Timing	215
9-11	Interval Timer Operation Timing	216
9-12	External Event Counter Operation Timings (with Rising Edge Specified)	218
9-13	Square-wave Output Operation Timing	220
9-14	8-bit Timer Registers 1 and 2 Start Timing	221
9-15	External Event Counter Operation Timing	221
9-16	Timing after Compare Register Change during Timer Count Operation	222
10-1	8-bit Timer/Event Counters 5 and 6 Block Diagram	226
10-2	Block Diagram of 8-bit Timer/Event Counters 5 and 6 Output Control Circuit	
10-3	Timer Clock Select Register 5 Format	
10-4	Timer Clock Select Register 6 Format	
10-5	8-bit Timer Output Control Register 5 Format	
10-6	8-bit Timer Output Control Register 6 Format	
10-7	Port Mode Register 10 Format	
10-8	8-bit Timer Mode Control Register Settings for Interval Timer Operation	
10-9	Interval Timer Operation Timings	
10-10	8-bit Timer Mode Control Register Setting for External Event Counter Operation	
10-11	External Event Counter Operation Timings (with Rising Edge Specified)	
10-12	8-bit Timer Mode Control Register Settings for Square-wave Output Operation	
10-13	Square-wave Output Operation Timing	
10-14	8-bit Timer Control Register Settings for PWM Output Operation	
10-15	PWM Output Operation Timings (Active high setting)	
10-16	PWM Output Operation Timings (CRn0 = 00H, active high setting)	
10-17	PWM Output Operation Timings (CRn0 = FFH, active high setting)	
10-18	PWM Output Operation Timings (CRn0 changing, active high setting)	
10-19	8-bit Timer Registers 5 and 6 Start Timings	

LIST OF FIGURES (4/8)

Figure No.	Title	Page
10-20	External Event Counter Operation Timings	242
10-21	Timings after Compare Register Change during Timer Count Operation	
11-1	Watch Timer Block Diagram	247
11-2	Timer Clock Select Register 2 Format	248
11-3	Watch Timer Mode Control Register Format	249
12-1	Watchdog Timer Block Diagram	253
12-2	Timer Clock Select Register 2 Format	255
12-3	Watchdog Timer Mode Register Format	256
13-1	Remote Controlled Output Application Example	259
13-2	Clock Output Control Circuit Block Diagram	260
13-3	Timer Clock Select Register 0 Format	262
13-4	Port Mode Register 3 Format	263
14-1	Buzzer Output Control Circuit Block Diagram	265
14-2	Timer Clock Select Register 2 Format	267
14-3	Port Mode Register 3 Format	268
15-1	A/D Converter Block Diagram	270
15-2	A/D Converter Mode Register Format	274
15-3	A/D Converter Input Select Register Format	275
15-4	External Interrupt Mode Register 1 Format	276
15-5	A/D Converter Basic Operation	278
15-6	Relationships between Analog Input Voltage and A/D Conversion Result	279
15-7	A/D Conversion by Hardware Start	280
15-8	A/D Conversion by Software Start	281
15-9	Example of Method of Reducing Current Consumption in Standby Mode	282
15-10	Analog Input Pin Disposition	283
15-11	A/D Conversion End Interrupt Request Generation Timing	
15-12	AVDD Pin Handling	285
16-1	D/A Converter Block Diagram	288
16-2	D/A Converter Mode Register Format	290
16-3	Use Example of Buffer Amplifier	292
17-1	Serial Bus Interface (SBI) System Configuration Example	295
17-2	Serial Interface Channel 0 Block Diagram	297
17-3	Timer Clock Select Register 3 Format	
17-4	Serial Operating Mode Register 0 Format	
17-5	Serial Bus Interface Control Register Format	
17-6	Interrupt Timing Specify Register Format	

LIST OF FIGURES (5/8)

Figure No.	Title	Page
17-7	3-wire Serial I/O Mode Timings	310
17-8	RELT and CMDT Operations	310
17-9	Circuit of Switching in Transfer Bit Order	311
17-10	Example of Serial Bus Configuration with SBI	312
17-11	SBI Transfer Timings	314
17-12	Bus Release Signal	315
17-13	Command Signal	315
17-14	Addresses	316
17-15	Slave Selection with Address	316
17-16	Commands	317
17-17	Data	317
17-18	Acknowledge Signal	318
17-19	BUSY and READY Signals	319
17-20	RELT, CMDT, RELD, and CMDD Operations (Master)	324
17-21	RELD and CMDD Operations (Slave)	324
17-22	ACKT Operation	325
17-23	ACKE Operations	326
17-24	ACKD Operations	327
17-25	BSYE Operation	327
17-26	Pin Configuration	330
17-27	Address Transmission from Master Device to Slave Device (WUP = 1)	332
17-28	Command Transmission from Master Device to Slave Device	333
17-29	Data Transmission from Master Device to Slave Device	334
17-30	Data Transmission from Slave Device to Master Device	335
17-31	Serial Bus Configuration Example Using 2-wire Serial I/O Mode	338
17-32	2-wire Serial I/O Mode Timings	341
17-33	RELT and CMDT Operations	341
17-34	SCK0/P27 Pin Configuration	343
18-1	Serial Bus Configuration Example Using I ² C Bus	347
18-2	Serial Interface Channel 0 Block Diagram	349
18-3	Timer Clock Select Register 3 Format	353
18-4	Serial Operating Mode Register 0 Format	355
18-5	Serial Bus Interface Control Register Format	356
18-6	Interrupt Timing Specify Register Format	358
18-7	3-wire Serial I/O Mode Timings	363
18-8	RELT and CMDT Operations	363
18-9	Circuit of Switching in Transfer Bit Order	364
18-10	Serial Bus Configuration Example Using 2-wire Serial I/O Mode	365
18-11	2-wire Serial I/O Mode Timings	368
18-12	RELT and CMDT Operations	369
18-13	Example of Serial Bus Configuration Using I ² C Bus	370
18-14	I ² C Bus Serial Data Transfer Timing	371

LIST OF FIGURES (6/8)

Figure No.	Title	Page
18-15	Start Condition	372
18-16	Address	372
18-17	Transfer Direction Specification	372
18-18	Acknowledge Signal	373
18-19	Stop Condition	373
18-20	Wait Signal	374
18-21	Pin Configuration	379
18-22	Example of Communication from Master to Slave	
	(with 9-clock wait selected for both master and slave)	381
18-23	Example of Communication from Slave to Master	
	(with 9-clock wait selected for both master and slave)	384
18-24	Start Condition Output	388
18-25	Slave Wait Release (Transmission)	389
18-26	Slave Wait Release (Reception)	390
18-27	SCK0/SCL/P27 Pin Configuration	393
18-28	SCK0/SCL/P27 Pin Configuration	394
18-29	Logic Circuit of SCL Signal	394
19-1	Serial Interface Channel 1 Block Diagram	396
19-2	Timer Clock Select Register 3 Format	398
19-3	Serial Operation Mode Register 1 Format	399
19-4	Automatic Data Transmit/Receive Control Register Format	400
19-5	Automatic Data Transmit/Receive Interval Specify Register Format	401
19-6	3-wire Serial I/O Mode Timings	407
19-7	Circuit of Switching in Transfer Bit Order	408
19-8	Basic Transmission/Reception Mode Operation Timings	416
19-9	Basic Transmission/Reception Mode Flowchart	417
19-10	Buffer RAM Operation in 6-byte Transmission/Reception	440
40.44	(in Basic Transmit/Receive Mode)	
19-11	Basic Transmission Mode Operation Timings	420
19-12	Basic Transmission Mode Flowchart	
19-13	Buffer RAM Operation in 6-byte Transmission (in Basic Transmit Mode)	
19-14	Repeat Transmission Mode Operation Timing	
19-15	Repeat Transmission Mode Flowchart	
19-16	Buffer RAM Operation in 6-byte Transmission (in Repeat Transmit Mode)	
19-17	Automatic Transmission/Reception Suspension and Restart	
19-18	System Configuration when the Busy Control Option is Used	
19-19	Operation Timings when Using Busy Control Option (BUSY0 = 0)	
19-20	Busy Signal and Wait Cancel (when BUSY0 = 0)	
19-21	Operation Timings when Using Busy & Strobe Control Option (BUSY0 = 0)	432
19-22	Operation Timing of the Bit Slippage Detection Function through the Busy Signal (when BUSY0 = 1)	433
19-23	Automatic Data Transmit/Receive Interval	434

LIST OF FIGURES (7/8)

Figure No.	Title	Page
19-24	Operation Timing with Automatic Data Transmit/Receive Function	
	Performed by Internal Clock	435
20-1	Serial Interface Channel 2 Block Diagram	438
20-2	Baud Rate Generator Block Diagram	439
20-3	Serial Operating Mode Register 2 Format	441
20-4	Asynchronous Serial Interface Mode Register Format	442
20-5	Asynchronous Serial Interface Status Register Format	444
20-6	Baud Rate Generator Control Register Format	445
20-7	Asynchronous Serial Interface Transmit/Receive Data Format	458
20-8	Asynchronous Serial Interface Transmission Completion Interrupt Request Generation Timing	460
20-9	Asynchronous Serial Interface Reception Completion Interrupt Request	400
20-9	Generation Timing	161
20-10	Receive Error Timing	
20-10	State of Receive Buffer Register (RXB) when Receive Operation is Stopped and	402
20-11	Whether Interrupt Request (INTSR) is Generated or Not	462
20-12	3-wire Serial I/O Mode Timing	
20-12	Circuit of Switching in Transfer Bit Order	
20-13	Receive Completion Interrupt Request Generation Timing (when ISRM = 1)	
20-15	Period that Reading Receive Buffer Register is Prohibited	
21-1	Real-time Output Port Block Diagram	475
21-2	Real-time Output Buffer Register Configuration	
21-3	Port Mode Register 12 Format	
21-4	Real-time Output Port Mode Register Format	
21-5	Real-time Output Port Control Register Format	
22-1	Basic Configuration of Interrupt Function	482
22-2	Interrupt Request Flag Register Format	485
22-3	Interrupt Mask Flag Register Format	486
22-4	Priority Specify Flag Register Format	487
22-5	External Interrupt Mode Register 0 Format	488
22-6	External Interrupt Mode Register 1 Format	489
22-7	Sampling Clock Select Register Format	490
22-8	Noise Eliminator Input/Output Timing (during rising edge detection)	491
22-9	Program Status Word Format	492
22-10	Flowchart from Non-maskable Interrupt Generation to Acknowledge	494
22-11	Non-maskable Interrupt Request Acknowledge Timing	494
22-12	Non-maskable Interrupt Request Acknowledge Operation	495
22-13	Interrupt Request Acknowledge Processing Algorithm	497
22-14	Interrupt Request Acknowledge Timing (Minimum Time)	498
22-15	Interrupt Request Acknowledge Timing (Maximum Time)	498

LIST OF FIGURES (8/8)

Figure No.	Title	Page
22-16	Multiple Interrupt Example	500
22-17	Interrupt Request Hold	502
22-18	Basic Configuration of Test Function	503
22-19	Interrupt Request Flag Register 1L Format	504
22-20	Interrupt Mask Flag Register 1L Format	504
23-1	Memory Expansion Mode Register Format	506
23-2	Internal Memory Size Switching Register Format	506
23-3	External Bus Type Select Register Format	507
23-4	Instruction Fetch from External Memory	509
23-5	External Memory Read Timing	510
23-6	External Memory Write Timing	511
23-7	External Memory Read Modify Write Timing	512
23-8	Example of Connection of μ PD78070A and Memory	513
24-1	Oscillation Stabilization Time Select Register Format	516
24-2	HALT Mode Release by Interrupt Request Generation	518
24-3	HALT Mode Release by RESET Input	519
24-4	STOP Mode Release by Interrupt Request Generation	521
24-5	Release by STOP Mode RESET Input	522
25-1	Block Diagram of Reset Function	523
25-2	Timing of Reset Input by RESET Input	524
25-3	Timing of Reset due to Watchdog Timer Overflow	524
25-4	Timing of Reset Input in STOP Mode by RESET Input	524
B-1	Development Tool Configuration	548
B-2	TGC-100SDW Drawing (For Reference Only)	557
B-3	EV-9200GF-100 Drawing (For Reference Only)	558
B-4	EV-9200GF-100 Recommended Footprint (For Reference Only)	559

LIST OF TABLE (1/3)

Table No.	Title	Page
1-1	Differences between μ PD78078 Subseries and μ PD78070A	44
2-1	Differences between μ PD78078Y Subseries and μ PD78070AY	54
3-1	Pin Input/Output Circuit Types	66
4-1	Pin Input/Output Circuit Types	82
5-1	Vector Table	88
5-2	Special Function Register List	96
6-1	Port Functions (µPD78070A)	112
6-2	Port Functions (µPD78070AY)	114
6-3	Port Configuration	116
6-4	Port Mode Register and Output Latch Settings when Using Alternate Function	135
7-1	Clock Generator Configuration	140
7-2	Relationship between CPU Clock and Minimum Instruction Execution Time	143
7-3	Maximum Time Required for CPU Clock Switchover	152
8-1	Timer/Event Counter Operations	156
8-2	16-bit Timer/Event Counter Interval Times	157
8-3	16-bit Timer/Event Counter Square-wave Output Ranges	158
8-4	16-bit Timer/Event Counter Configuration	159
8-5	INTP0/TI00 Pin Valid Edge and CR00 Capture Trigger Valid Edge	162
8-6	16-bit Timer/Event Counter Interval Times	174
8-7	16-bit Timer/Event Count Square-wave Output Ranges	188
9-1	8-bit Timer/Event Counters 1 and 2 Interval Times	198
9-2	8-bit Timer/Event Counters 1 and 2 Square-wave Output Ranges	199
9-3	Interval Times when 8-bit Timer/Event Counters 1 and 2 are	
	Used as 16-bit Timer/Event Counters	200
9-4	Square-wave Output Ranges when 8-bit Timer/Event Counters 1 and 2 are	
	Used as 16-bit Timer/Event Counters	201
9-5	8-bit Timer/Event Counters 1 and 2 Configurations	202
9-6	8-bit Timer/Event Counter 1 Interval Time	211
9-7	8-bit Timer/Event Counter 2 Interval Time	212
9-8	8-bit Timer/Event Counters 1 and 2 Square-wave Output Ranges	214
9-9	Interval Times when 2-channel 8-bit Timer/Event Counters (TM1 and TM2) are	
	Used as 16-bit Timer/Event Counter	217
9-10	Square-wave Output Ranges when 2-channel 8-bit Timer/Event Counters	
	(TM1 and TM2) are Used as 16-bit Timer/Event Counter	219

LIST OF TABLE (2/3)

Table No.	Title	Page
10-1	8-bit Timer/Event Counter 5 and 6 Interval Times	224
10-2	8-bit Timer/Event Counters 5 and 6 Square-wave Output Ranges	
10-3	8-bit Timer/Event Counters 5 and 6 Configurations	
10-4	8-bit Timer/Event Counters 5 and 6 Interval Times	
10-5	8-bit Timer/Event Counters 5 and 6 Square-wave Output Ranges	238
11-1	Interval Timer Interval Time	245
11-2	Watch Timer Configuration	246
11-3	Interval Timer Interval Time	250
12-1	Watchdog Timer Runaway Detection Times	251
12-2	Interval Times	252
12-3	Watchdog Timer Configuration	253
12-4	Watchdog Timer Runaway Detection Time	257
12-5	Interval Timer Interval Time	258
13-1	Clock Output Control Circuit Configuration	260
14-1	Buzzer Output Control Circuit Configuration	265
15-1	A/D Converter Configuration	269
16-1	D/A Converter Configuration	288
17-1	Differences between Channels 0, 1, and 2	293
17-2	Serial Interface Channel 0 Configuration	296
17-3	Various Signals in SBI Mode	328
18-1	Differences between Channels 0, 1, and 2	345
18-2	Serial Interface Channel 0 Configuration	348
18-3	Serial Interface Channel 0 Interrupt Request Signal Generation	351
18-4	Signals in I ² C Bus Mode	378
19-1	Serial Interface Channel 1 Configuration	396
19-2	Interval Timing through CPU Processing (when the Internal Clock is Operating)	435
19-3	Interval Timing through CPU Processing (when the External Clock is Operating)	436
20-1	Serial Interface Channel 2 Configuration	438
20-2	Serial Interface Channel 2 Operating Mode Settings	443
20-3	Relationship between Main System Clock and Baud Rate	447
20-4	Relationship between ASCK Pin Input Frequency and Baud Rate (when BRGC is Set to 00H)	448
20-5	Relationship between Main System Clock and Baud Rate	
	•	

LIST OF TABLE (3/3)

Table No.	Title	Page
20-6	Relationship between ASCK Pin Input Frequency and Baud Rate	
	(when BRGC is Set to 00H)	457
20-7	Receive Error Causes	462
21-1	Real-time Output Port Configuration	475
21-2	Operation in Real-time Output Buffer Register Manipulation	476
21-3	Real-time Output Port Operating Mode and Output Trigger	478
22-1	Interrupt Source List	
22-2	Various Flags Corresponding to Interrupt Request Sources	484
22-3	Times from Maskable Interrupt Request Generation to Interrupt Service	496
22-4	Interrupt Request Enabled for Multiple Interrupt during Interrupt Servicing	499
22-5	Test Input Factors	503
22-6	Flags Corresponding to Test Input Signals	503
23-1	Pin Functions in External Memory Expansion Mode	505
24-1	HALT Mode Operating Status	517
24-2	Operation after HALT Mode Release	519
24-3	STOP Mode Operating Status	520
24-4	Operation after STOP Mode Release	522
25-1	Hardware Status after Reset	525
26-1	Operand Identifiers and Description Methods	530
A-1	Major Differences between μ PD78078, 78075B Subseries, and μ PD78070A	545
B-1	Upgrading from In-circuit Emulator for 78K/0 Series to In-circuit Emulator IE-78001-R-A	٩ 556

[MEMO]

CHAPTER 1 OUTLINE (μ PD78070A)

1.1 Features

O ROM-less version of the μ PD78078 Subseries

Туре		Function
Program memory (ROM)		None
Data memory	Internal high-speed RAM	1024 bytes
(RAM)	Internal buffer RAM	32 bytes

- O External memory expansion space: 64 Kbytes
- O Minimum instruction execution time changeable from high speed (0.4 μ s: @ 5.0-MHz operation with main system clock) to ultra-low speed (122 μ s: @ 32.768-kHz operation with subsystem clock)
- O Instruction set suited to system control
 - · Bit manipulation possible in all address spaces
 - · Multiply and divide instructions incorporated
- O I/O port pins: 61 (including eight N-ch open-drain port pins)
- O 8-bit resolution A/D converter: 8 channels
- O 8-bit resolution D/A converter: 2 channels
- O Serial interface: 3 channels
 - 3-wire serial I/O/SBI/2-wire serial I/O mode: 1 channel
 - 3-wire serial I/O mode (automatic transmit/receive function): 1 channel
 - 3-wire serial I/O/UART mode: 1 channel
- O Timer: 7 channels
 - 16-bit timer/event counter : 1 channel
 8-bit timer/event counter : 4 channels
 Watch timer : 1 channel
 Watchdog timer : 1 channel
- O Vectored interrupt source: 24
- One test input
- O Two types of on-chip clock oscillator circuits (main system clock and subsystem clock)
- O Power supply voltage: VDD = 2.7 to 5.5 V

1.2 Application Fields

CD-ROM drives, printers, AV equipment, PPCs, etc.

1.3 Ordering Information


_	Part number	Package	Internal ROM
	μPD78070AGC-7EA	100-pin plastic QFP (Fine pitch) (14 \times 14 mm, resin thickness 1.45 mm)	None
*	μ PD78070AGC-8EU $^{ exttt{Note}}$	100-pin plastic LQFP (Fine pitch) (14 \times 14 mm, resin thickness 1.4 mm)	None
	μ PD78070AGF-3BA	100-pin plastic QFP (14 \times 20 mm, resin thickness 2.7 mm)	None

Note Under planning

Caution Two types of packages are available for the μ PD78070AGC. For the suppliable package, contact an NEC sales representative.

1.4 Pin Configuration (Top View)

- 100-pin plastic QFP (Fine pitch) (14 \times 14 mm, resin thickness 1.45 mm) μ PD78070AGC-7EA
- 100-pin plastic LQFP (Fine pitch) (14 \times 14 mm, resin thickness 1.4 mm) μ PD78070AGC-8EUNote




Note Under planning

Cautions 1. Connect IC (Internally Connected) pin to Vss directly.

- 2. Connect AVDD pin to VDD.
- 3. Connect AVss pin to Vss.

• 100-pin plastic QFP (14 \times 20 mm)

 μ PD78070AGF-3BA



Cautions 1. Connect IC (Internally Connected) pin to Vss directly.

- 2. Connect AVDD pin to VDD.
- 3. Connect AVss pin to Vss.

CHAPTER 1 OUTLINE (µPD78070A)

A0 to A15 : Address Bus P130, P131 : Port 13

AD0 to AD7 : Address/Data Bus PCL : Programmable Clock

ANI0 to ANI7 : Analog Input RD : Read Strobe
ANO0, ANO1 : Analog Output RESET : Reset

ASCK : Asynchronous Serial Clock RTP0 to RTP7 : Real-time Output Port

ASTB : Address Strobe RxD : Receive Data
AVDD : Analog Power Supply SB0, SB1 : Serial Bus

AVREF0, AVREF1 : Analog Reference Voltage SCK0 to SCK2 : Serial Clock

AVss : Analog Ground SI0 to SI2 : Serial Input

AVss : Analog Ground SI0 to SI2 : Serial Input
BUSY : Busy SO0 to SO2 : Serial Output

BUZ : Buzzer Clock STB : Strobe
IC : Internally Connected TI00, TI01 : Timer Input

INTP0 to INTP6 : Interrupt from Peripherals TI1, TI2, TI5, TI6 : Timer Input

: Port 0 P00 to P07 TO0 to TO2, TO5, TO6: Timer Output P10 to P17 : Port 1 TxD : Transmit Data P20 to P27 : Port 2 V_{DD} : Power Supply P30 to P37 : Port 3 Vss : Ground WAIT : Wait P60 to P63, P66 : Port 6

P70 to P72 : Port 7 WR : Write Strobe

P90 to P96 : Port 9 X1, X2 : Crystal (Main System Clock)
P100 to P103 : Port 10 XT1, XT2 : Crystal (Subsystem Clock)

★ 1.5 78K/0 Series Expansion

The products in the 78K/0 Series are listed below. The names in boxes are subseries names.

Note Under planning


The following shows the major differences between subseries products.

	Function	ROM		Tin	ner		8-bit	10-bit	8-bit	O a miral Haylanda a a	1/0	V _{DD}	External
Subserie	es	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Serial Interface	I/O	MIN. Value	Expansion
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	μPD78078	48 K to 60 K											
	μPD78070A	-									61	2.7 V	
	μPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	μPD780034	8 K to 32 K					_	8 ch	_	3 ch (UART: 1 ch, time-	51	1.8 V	
	μPD780024						8 ch	-		division 3-wire: 1 ch)			
	μPD78014H									2 ch	53		
	μPD78018F	8 K to 60 K											
	μPD78014	8 K to 32 K										2.7 V	
	μPD780001	8 K		_	_					1 ch	39		_
	μPD78002	8 K to 16 K			1 ch		_				53		√
	μPD78083				_		8 ch			1ch (UART: 1 ch)	33	1.8 V	_
Inverter	μPD780988	32 K to 60 K	3 ch	Note 1	_	1 ch	_	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	√
control	μPD780964	8 K to 32 K		Note 2						2 ch (UART: 2 ch)		2.7 V	
	μPD780924						8 ch	-					
FIP	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	_	2 ch	74	2.7 V	-
drive	μPD780228	48 K to 60 K	3 ch	_	_					1 ch	72	4.5 V	
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch						68	2.7 V	
	μPD78044F	16 K to 40 K								2 ch			
LCD drive	μPD780308	48 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	_	3 ch (time-division UART: 1 ch)	57	2.0 V	-
	μPD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K to 32 K											
IEBus	μPD78098B	40 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	2 ch	3 ch (UART: 1 ch)	69	2.7 V	√
support	μPD78098	32 K to 60 K											
Meter control	μPD780973	24 K to 32 K	3 ch	1 ch	1 ch	1 ch	5 ch	_	-	2 ch (UART: 1 ch)	56	4.5 V	_

Notes 1. 16-bit timer: 2 channels

10-bit timer: 1 channel2. 10-bit timer: 1 channel

1.6 Block Diagram



1.7 Outline of Function

	Item	Function		
Internal	ROM	None		
	High-speed RAM	1024 bytes		
	Buffer RAM	32 bytes		
Memory sp	pace	64 Kbytes		
General re	gister	8 bits × 8 × 4 banks		
Minimum instruction	With main system clock selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation)		
execution time	With subsystem clock selected	122 μs (@ 32.768-kHz operation)		
Instruction	set	 16-bit operation Multiply/divide (8-bit × 8-bit, 16-bit/8-bit) Bit manipulate (set, reset, test, and Boolean operation) BCD adjust, etc. 		
I/O port		Total : 61 • CMOS input : 2 • CMOS input/output : 51 • N-ch open drain I/O : 8		
A/D conve	rter	8-bit resolution × 8 channels		
D/A conve	rter	8-bit resolution × 2 channels		
Serial inter	face	3-wire serial I/O/SBI/2-wire serial I/O mode selection enable : 1 channel 3-wire serial I/O mode (Maximum 32-byte on-chip automatic transmit/receive function) : 1 channel 3-wire serial I/O/UART mode selection enable : 1 channel		
Timer		16-bit timer/event counter : 1 channel 8-bit timer/event counter : 4 channels Watch timer : 1 channel Watchdog timer : 1 channel		
Timer outp	ut	5 outputs: (14-bit PWM output enable: 1, 8-bit PWM output enable: 2)		
Clock outp	ut	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)		
Buzzer out	put	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@ 5.0-MHz operation with main system clock)		
Vectored interrupt	Maskable	Internal: 15 External: 7		
source	Non-maskable	Internal: 1		
	Software	1		
Test input		Internal: 1		
Power supply voltage		V _{DD} = 2.7 to 5.5 V		
Operating	ambient temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$		
Package	• 100-pin plastic QFP (Fine pitch) (14 × 14 mm, resin thickness • 100-pin plastic LQFP (Fine pitch) (14 × 14 mm, resin thickness • 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)			

Note Under planning

1.8 Differences between μ PD78078 Subseries and μ PD78070A

The μ PD78070A is a ROM-less version of the μ PD78078 Subseries. Table 1-1 shows the differences between the μ PD78070A and the μ PD78078 Subseries. Other than the differences shown in Table 1-1, the μ PD78070A has the same functions as the μ PD78078 Subseries.

For details of the μ PD78078 Subseries, refer to μ PD78078 and μ PD78078Y Subseries User's Manual (U10641E).

For the electrical specifications of these products, refer to their data sheets.

Table 1-1. Differences between μ PD78078 Subseries and μ PD78070A

	Item	Part Number	μPD78078 Subseries	μPD78070A	
*	Internal ROM		48 to 60 Kbytes	None	
	Internal expansion RAM		1024 bytes	None	
	I/O ports	Total	88	61	
		CMOS input	2		
		CMOS I/O	78	51	
		N-ch open drain I/O	8		
	Pins with ^{Note}	Pins with pull-up resistor	86 (78)	51	
	added function	Middle-voltage pins	8	None	
		LED direct drive outputs	16	4	
	External expansion functions	Bus mode	Multiplexed bus mode or separate bus mode can be selected.	Separate bus mode only	
		Memory expansion mode	Four types of memory expansion modes can be selected.	Full address mode only	
	ROM correction functi	on	Provided	None	
	Power supply voltage		V _{DD} = 1.8 to 5.5 V	V _{DD} = 2.7 to 5.5 V	

Note Pins with added function are included in the number of I/O ports.

Remark Numbers in parentheses are for the μ PD78P078.

CHAPTER 2 OUTLINE (µPD78070AY)

2.1 Features

 \bigcirc ROM-less version of the μ PD78078Y Subseries

	Туре	Function
Program memory (ROM)	None
Data memory	Internal high-speed RAM	1024 bytes
(RAM)	Internal buffer RAM	32 bytes

- O External memory expansion space: 64 Kbytes
- O Minimum instruction execution time changeable from high speed (0.4 μ s: @ 5.0-MHz operation with main system clock) to ultra-low speed (122 μ s: @ 32.768-kHz operation with subsystem clock)
- O Instruction set suited to system control
 - · Bit manipulation possible in all address spaces
 - · Multiply and divide instructions incorporated
- O I/O port pins: 61(including eight N-ch open-drain port pins)
- O 8-bit resolution A/D converter: 8 channels
- O 8-bit resolution D/A converter: 2 channels
- O Serial interface: 3 channels
 - 3-wire serial I/O/2-wire serial I/O/I2C bus mode: 1 channel
 - 3-wire serial I/O mode (automatic transmit/receive function): 1 channel
 - 3-wire serial I/O/UART mode: 1 channel
- O Timer: 7 channels
 - 16-bit timer/event counter: 1 channel
 8-bit timer/event counter: 4 channels
 Watch timer: 1 channel
 Watchdog timer: 1 channel
- O Vectored interrupt source: 24
- One test input
- O Two types of on-chip clock oscillation circuits (main system clock and subsystem clock)
- O Power supply voltage: V_{DD} = 2.7 to 5.5 V

2.2 Application Fields

CD-ROM drives, printers, AV equipment, PPCs, etc.

2.3 Ordering Information


	Part number	Package	Internal ROM
	μ PD78070AYGC-7EA	100-pin plastic QFP (Fine pitch) (14 \times 14 mm, resin thickness 1.45 mm)	None
*	μ PD78070AYGC-8EUNote	100-pin plastic LQFP (Fine pitch) (14 \times 14 mm, resin thickness 1.4 mm)	None
	μ PD78070AYGF-3BA	100-pin plastic QFP (14 \times 20 mm, resin thickness 2.7 mm)	None

Note Under planning

Caution Two types of packages are available for the μ PD78070AYGC. For the suppliable package, contact an NEC sales representative.

2.4 Pin Configuration (Top View)

- 100-pin plastic QFP (Fine pitch) (14 \times 14 mm, resin thickness 1.45 mm) μ PD78070AYGC-7EA
- 100-pin plastic LQFP (Fine pitch) (14 \times 14 mm, resin thickness 1.4 mm) μ PD78070AYGC-8EUNote




Note Under planning

Cautions 1. Connect IC (Internally Connected) pin to Vss directly.

- 2. Connect AVDD pin to VDD.
- 3. Connect AVss pin to Vss.

• 100-pin plastic QFP (14 \times 20 mm) μ PD78070AYGF-3BA



Cautions 1. Connect IC (Internally Connected) pin to Vss directly.

- 2. Connect AVDD pin to VDD.
- 3. Connect AVss pin to Vss.

CHAPTER 2 OUTLINE (µPD78070AY)

A0 to A15 : Address Bus **PCL** : Programmable Clock

AD0 to AD7 : Address/Data Bus $\overline{\mathsf{RD}}$: Read Strobe

ANI0 to ANI7 RESET : Reset : Analog Input

ANO0, ANO1 **Analog Output** RTP0 to RTP7 : Real-time Output Port

: Asynchronous Serial Clock **ASCK** RxD : Receive Data **ASTB** : Address Strobe SB0, SB1 : Serial Bus SCK0 to SCK2 : Serial Clock AV_{DD} **Analog Power Supply** AVREFO, AVREF1 : Analog Reference Voltage SCL : Serial Clock

AVss Analog Ground SDA0, SDA1 : Serial Data **BUSY** Busy SI0 to SI2 : Serial Input

BUZ : Buzzer Clock SO0 to SO2 : Serial Output IC : Internally Connected STB : Strobe

: Interrupt from Peripherals TI00, TI01 INTP0 to INTP6 : Timer Input

P00 to P07 : Port 0 TI1, TI2, TI5, TI6 : Timer Input P10 to P17 : Port 1 TO0 to TO2, TO5, TO6: Timer Output P20 to P27 : Port 2 TxD : Transmit Data P30 to P37 : Port 3 V_{DD} : Power Supply Vss

P60 to P63, P66 : Port 6 : Ground P70 to P72 : Port 7 WAIT : Wait

P90 to P96 : Port 9 $\overline{\mathsf{WR}}$: Write Strobe

: Port 10 X1, X2 : Crystal (Main System Clock) P100 to P103 P120 to P127 : Port 12 : Crystal (Subsystem Clock) XT1, XT2

P130, P131 : Port 13

★ 2.5 78K/0 Series Expansion

The products in the 78K/0 Series are listed below. The names in boxes are subseries names.


Note Under planning

Major differences among Y subseries are tabulated below.

Subseries	Function	ROM Capacity	Configuration of Serial Interface		I/O	V _{DD} MIN.
Control	μPD78078Y	48 K to 60 K	3-wire/2-wire/I ² C	: 1 ch	88	1.8 V
	μPD78070AY	_	3-wire with automatic transmit/receive function 3-wire/UART	: 1 ch : 1 ch	61	2.7 V
	μPD780018Y	48 K to 60 K	3-wire with automatic transmit/receive function Time-division 3-wire I ² C bus (multimaster supported)	: 1 ch : 1 ch : 1 ch	88	
	μPD780058Y	24 K to 60 K	3-wire/2-wire/I ² C 3-wire with automatic transmit/receive function 3-wire/time-division UART	: 1 ch : 1 ch : 1 ch	68	1.8 V
	μ PD78058FY	48 K to 60 K	3-wire/2-wire/I ² C	: 1 ch	69	2.7 V
	μPD78054Y	16 K to 60 K	3-wire with automatic transmit/receive function 3-wire/UART	: 1 ch : 1 ch		2.0 V
	μPD780034Y	8 K to 32 K	UART	: 1 ch	51	1.8 V
	μPD780024Y		3-wire I ² C bus (multimaster supported)	: 1 ch : 1 ch		
	μPD78018FY	8 K to 60 K	3-wire/2-wire/I ² C 3-wire with automatic transmit/receive function	: 1 ch : 1 ch	53	
	μPD78014Y	8 K to 32 K	3-wire/2-wire/SBI/I ² C 3-wire with automatic transmit/receive function	: 1 ch : 1 ch		2.7 V
	μPD78002Y	8 K to 16 K	3-wire/2-wire/SBI/I ² C	: 1 ch		
LCD drive	μPD780308Y	48 K to 60 K	3-wire/2-wire/I ² C 3-wire/time-division UART 3-wire	: 1 ch : 1 ch : 1 ch	57	2.0 V
	μPD78064Y	16 K to 32 K	3-wire/2-wire/I ² C 3-wire/UART	: 1 ch : 1 ch		

Remark The functions except serial interface are common with subseries without Y.

2.6 Block Diagram



2.7 Outline of Function

	Item	Function		
Internal	ROM	None		
memory	High-speed RAM	1024 bytes		
	Buffer RAM	32 bytes		
Memory sp	pace	64 Kbytes		
General re	gister	8 bits × 8 × 4 banks		
Minimum instruction	With main system clock selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation)		
execution time	With subsystem clock selected	122 μs (@ 32.768-kHz operation)		
Instruction	set	 16-bit operation Multiply/divide (8-bit × 8-bit, 16-bit/8-bit) Bit manipulate (set, reset, test, and Boolean operation) BCD adjust, etc. 		
I/O port		Total : 61 • CMOS input : 2 • CMOS input/output : 51 • N-ch open drain I/O : 8		
A/D conve	rter	8-bit resolution × 8 channels		
D/A conve	rter	8-bit resolution × 2 channels		
Serial inte	rface	3-wire serial I/O/2-wire serial I/O/I²C bus mode selection : 1 channel enable 3-wire serial I/O mode (maximum 32-byte on-chip automatic transmit/receive function) : 1 channel 3-wire serial I/O/UART mode selection enable : 1 channel		
Timer		16-bit timer/event counter : 1 channel 8-bit timer/event counter : 4 channels Watch timer : 1 channel Watchdog timer : 1 channel		
Timer outp	put	5 outputs: (14-bit PWM output enable: 1, 8-bit PWM output enable: 2)		
Clock outp	ut	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)		
Buzzer out	tput	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@ 5.0-MHz operation with main system clock)		
Vectored interrupt	Maskable	Internal: 15 External: 7		
source	Non-maskable	Internal: 1		
	Software	1		
Test input		Internal: 1		
Power sup	ply voltage	V _{DD} = 2.7 to 5.5 V		
Operating	ambient temperature	T _A = -40 to +85°C		
Package		100-pin plastic QFP (Fine pitch) (14 × 14 mm, resin thickness 1.45 mm) 100-pin plastic LQFP (Fine pitch) (14 × 14 mm, resin thickness 1.4 mm) ^{Note} 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)		

Note Under planning

2.8 Differences between μ PD78078Y Subseries and μ PD78070AY

The μ PD78070AY is a ROM-less version of the μ PD78078Y Subseries. Table 2-1 shows the differences between the μ PD78070AY and the μ PD78078Y Subseries. Other than the differences shown in Table 2-1, the μ PD78070AY has the same functions as the μ PD78078Y Subseries.

For details of the μ PD78078Y Subseries, refer to μ PD78078 and μ PD78078Y Subseries User's Manual (U10641E).

For the electrical specifications of these products, refer to their data sheets.

Table 2-1. Differences between μ PD78078Y Subseries and μ PD78070AY

	Item	Part Number	μPD78078Y Subseries	μPD78070AY	
*[Internal ROM		48 to 60 Kbytes	None	
	Internal expansion RA	AM	1024 bytes	None	
	I/O ports	Total	88	61	
		CMOS input	2		
		CMOS I/O	78	51	
		N-ch open drain I/O	8		
	Pins with ^{Note}	Pins with pull-up resistor	86 (78)	51	
	added function	Middle-voltage pins	8	None	
		LED direct drive outputs	16	4	
	External expansion functions	Bus mode	Multiplexed bus mode or separate bus mode can be selected.	Separate bus mode only	
		Memory expansion mode	Four types of memory expansion modes can be selected.	Full address mode only	
	ROM correction functi	on	Provided	None	
	Power supply voltage		V _{DD} = 1.8 to 5.5 V	V _{DD} = 2.7 to 5.5 V	

Note Pins with added function are included in the number of I/O ports.

Remark Numbers in parentheses are for the μ PD78P078Y.

CHAPTER 3 PIN FUNCTION (μ PD78070A)

3.1 Pin Function List

(1) Port pins (1/2)

Pin Name	Input/Output	Fu	nction	After Reset	Alternate Function
P00	Input		Input only	Input	INTP0/TI00
P01			Input/output mode can be specified		INTP1/TI01
P02			bit-wise.		INTP2
P03	Input/	Port 0.	If used as an input port, an on-chip	Input	INTP3
P04	output	8-bit input/output port.	pull-up resistor can be connected	IIIput	INTP4
P05			by software.		INTP5
P06					INTP6
P07Note 1	Input		Input only	Input	XT1
P10 to P17		Port 1.			
	La savet (8-bit input/output port.			
	Input/	Input/output mode can be specifie	ed bit-wise.	Input	ANI0 to ANI7
	output	If used as an input port, an on-chip	pull-up resistor can be connected by		
		software ^{Note 2} .			
P20					SI1
P21					SO1
P22		Port 2.			SCK1
P23	Input/	8-bit input/output port.		Input	STB
P24	output	Input/output mode can be specifie	ed bit-wise.		BUSY
P25		If used as an input port, an on-chip	pull-up resistor can be connected by		SI0/SB0
P26		software.			SO0/SB1
P27					SCK0
P30					TO0
P31					TO1
P32		Port 3.			TO2
P33	Input/	8-bit input/output port.		Input	TI1
P34	output	Input/output mode can be specifie	ed bit-wise.		TI2
P35		If used as an input port, an on-chip	pull-up resistor can be connected by		PCL
P36		software.			BUZ
P37					_

Notes 1. When the P07/XT1 pin is used as an input port, set the bit 6 (FRC) of the processor clock control register (PCC) to 1 (do not use the feedback resistor internal to the subsystem clock oscillator).

2. When pins P10/ANI0 to P17/ANI7 are used as an analog input of the A/D converter, set port 1 to the input mode. The on-chip pull-up resistor is automatically disabled.

(1) Port pins (2/2)

Pin Name	Input/Output	Fu	nction	After Reset	Alternate Function
P60			N-ch open-drain input/output port.		
P61		Port 6.	LED can be driven directly.		_
P62	Input/	5-bit input/output port.			
P63	output	Input/output mode can be		Input	
P66	Catpat	specified bit-wise.	If used as an input port, an on-chip pull-up resistor can be connected by software.		WAIT
P70		Port 7. 3-bit input/output port.			SI2/RxD
P71	Input/	Input/output mode can be specifie	ed bit-wise.	Input	SO2/TxD
	output	If used as an input port, an on-chip pull-up resistor can be connected			
P72		by software.			SCK2/ASCK
P90			N-ch open-drain input/output port.		
P91		Port 9.			
P92		7-bit input/output port.			
P93		Input/output mode can be		Input	_
P94		specified bit-wise.	If used as an input port, an on-chip		
P95			pull-up resistor can be connected		
P96			by software.		
P100		Port 10.			TI5/TO5
	Input/	4-bit input/output port.			
P101	output	Input/output mode can be specifie		Input	TI6/TO6
P102, P103		If used as an input port, an on-chiby software.	ip pull-up resistor can be connected		_
		Port 12.			
	lan.ut/	8-bit input/output port.			
P120, P127	Input/	Input/output mode can be specifie	ed bit-wise.	Input	RTP0 to RTP7
	output	If used as an input port, an on-ch	ip pull-up resistor can be connected		
		by software.			
		Port 13.			
	Input/	2-bit input/output port.			
P130, P131	output	Input/output mode can be specifie	ed bit-wise.	Input	ANO0, ANO1
	output	If used as an input port, an on-ch	ip pull-up resistor can be connected		
		by software.			

(2) Non-port pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0				P00/TI00
INTP1				P01/TI01
INTP2		External interrupt request input with specifiable valid edges (rising edge,		P02
INTP3	Input	falling edge, both rising and falling edges)	Input	P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0				P25/SB0
SI1	Input	Serial interface serial data input	Input	P20
SI2		2		P70/RxD
SO0				P26/SB1
SO1	Output	Serial interface serial data output	Input	P21
SO2				P71/TxD
SB0	Input/	Order Detector and address to address to a	1	P25/SI0
SB1	output	Serial interface serial data input/output	Input	P26/SO0
SCK0	,			P27
SCK1	Input/ output	Serial interface serial clock input/output	Input	P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Asynchronous serial interface serial data input	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
TI00		External count clock input to 16-bit timer (TM0)		P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)]	P01/INTP1
TI1	Input	External count clock input to 8-bit timer (TM1)	Input	P33
TI2	Input	External count clock input to 8-bit timer (TM2)	Input	P34
TI5		External count clock input to 8-bit timer (TM5)]	P100/TO5
TI6		External count clock input to 8-bit timer (TM6)]	P101/TO6
TO0		16-bit timer (TM0) output (also used for 14-bit PWM output)		P30
TO1		8-bit timer (TM1) output	1	P31
TO2	Output	8-bit timer (TM2) output	Input	P32
TO5		8-bit timer (TM5) output (also used for 8-bit PWM output)]	P100/TI5
TO6		8-bit timer (TM6) output (also used for 8-bit PWM output)]	P101/TI6
PCL	Output	Clock output (for main system clock and subsystem clock trimming)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port outputting data in synchronization with trigger	Input	P120 to P127

(2) Non-port pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
AD0 to AD7	Input/Output	Low-order address/data bus for external memory	Input	_
A0 to A15	Output	Address bus for external memory	Input	_
RD	Output	Strobe signal output for read operation from external memory	Input	_
WR		Strobe signal output for write operation from external memory		
WAIT	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output externally latching address information output to AD0 to AD7 and A0 to A15 to access external memory	Input	_
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input	_	_
AV _{REF1}	Input	D/A converter reference voltage input	_	_
AVDD	_	A/D converter analog power supply. Connect to V _{DD} .	_	_
AVss	_	A/D converter and D/A converter ground potential. Connect to Vss.	_	_
RESET	Input	System reset input	_	_
X1	Input	Crystal connection for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Crystal connection for subsystem clock oscillation	Input	P07
XT2			_	_
V _{DD}		Positive power supply		_
Vss		Ground potential		_
IC	_	Internally connected. Connect directly to Vss.		_

3.2 Description of Pin Functions

3.2.1 P00 to P07 (Port 0)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an external interrupt request input, an external count clock input to the timer, a capture trigger signal input, and crystal connection for subsystem oscillation.

The following operating modes can be specified bit-wise.

(1) Port mode

P00 and P07 function as input-only ports and P01 to P06 function as input/output ports.

P01 to P06 can be specified for input or output ports bit-wise with a port mode register 0 (PM0). When they are used as input ports, on-chip pull-up resistors can be connected to them by defining the pull-up resistor option register L (PUOL).

(2) Control mode

In this mode, these ports function as an external interrupt request input, an external count clock input to the timer, and crystal connection for subsystem clock oscillation.

(a) INTP0 to INTP6

INTP0 to INTP6 are external interrupt request input pins which can specify valid edges (rising edge, falling edge, and both rising and falling edges). INTP0 or INTP1 becomes a 16-bit timer/event counter capture trigger signal input pin with a valid edge input.

(b) TI00

Pin for external count clock input to 16-bit timer/event counter.

(c) TI01

Pin for capture trigger signal to capture register (CR00) of 16-bit timer/event counter.

(d) XT1

Crystal connect pin for subsystem clock oscillation.

3.2.2 P10 to P17 (Port 1)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an A/D converter analog input.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports.

They can be specified bit-wise as input or output ports with a port mode register 1 (PM1). If used as input ports, on-chip pull-up resistors can be connected to them by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as A/D converter analog input pins (ANI0 to ANI7). The pull-up resistor is automatically disabled when the pins are specified for analog input.

3.2.3 P20 to P27 (Port 2)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as data input/output to/ from the serial interface, clock input/output, automatic transmit/receive busy input, and strobe output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 2 (PM2). When they are used as input ports, on-chip pull-up resistors can be connected to them by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as serial interface data input/output, clock input/output, automatic transmit/receive busy input, and strobe output functions.

(a) SI0, SI1, SO0, SO1

Serial interface serial data input/output pins.

(b) SCK0, SCK1

Serial interface serial clock input/output pins.

(c) SB0, SB1

NEC standard serial bus interface input/output pins.

(d) BUSY

Serial interface automatic transmit/receive busy input pins.

(e) STB

Serial interface automatic transmit/receive strobe output pins.

Caution

When this port is used as a serial interface, the I/O and output latches must be set according to the function the user requires. For the setting, refer to Figure 17-4. Serial Operation Mode Register 0 Format and Figure 19-3. Serial Operation Mode Register 1 Format.

3.2.4 P30 to P37 (Port 3)

These are 8-bit input/output ports. Beside serving as input/output ports, they function as timer input/output, clock output, and buzzer output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 3 (PM3). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as timer input/output, clock output, and buzzer output.

(a) TI1, TI2

Pin for external count clock input to the 8-bit timer/event counter.

(b) TO0 to TO2

Timer output pins.

(c) PCL

Clock output pin.

(d) BUZ

Buzzer output pin.

3.2.5 P60 to P63, P66 (Port 6)

These are 5-bit input/output ports. Besides serving as input/output ports, they are used for external memory control.

P60 to P63 can drive LEDs directly.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 5-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 6 (PM6).

P60 to P63 are N-ch open-drain outputs.

When P66 is used as input port, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as external wait signal output pin (\overline{WAIT}) to the external memory. When a pin is used as a external wait signal output, the on-chip pull-up resistor is automatically disabled.

Caution When external wait is not used, P66 can be used as an input/output port.

3.2.6 P70 to P72 (Port 7)

These are 3-bit input/output ports. Besides serving as input/output ports, they function as serial interface data input/output and clock input/output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 3-bit input/output ports. They can be specified bit-wise as input ports or output ports with port mode register 7 (PM7). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as serial interface data input/output and clock input/output.

(a) SI2, SO2

Serial interface serial data input/output pins.

(b) <u>SCK2</u>

Serial interface serial clock input/output pin.

(c) RxD, TxD

Asynchronous serial interface serial data input/output pins.

(d) ASCK

Asynchronous serial interface serial clock input/output pin.

Caution When this port is used as a serial interface, the I/O and output latches must be set according to the function the user requires.

For the setting, refer to the operation mode setting list in Table 20-2. Serial Interface Channel 2.

3.2.7 P90 to P96 (Port 9)

These are 7-bit input/output ports.

They can be specified bit-wise as input or output ports with port mode register 9 (PM9).

P90 to P93 are N-ch open-drain pins. When P94 to P96 are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

3.2.8 P100 to P103 (Port 10)

These are 4-bit input/output ports. Besides serving as input/output ports, they function as a timer input/output. The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 4-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 10 (PM10). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as timer input/output.

(a) TI5, TI6

Pins for external count clock input to 8-bit timer/event counter.

(b) TO5, TO6

Pins for timer output.

3.2.9 P120 to P127 (Port 12)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as a real-time output port. The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 12 (PM12). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as real-time output ports (RTP0 to RTP7) outputting data in synchronization with a trigger.

3.2.10 P130, P131 (Port 13)

These are 2-bit input/output ports. Besides serving as input/output ports, they are used for D/A converter analog output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 2-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 13 (PM13). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as D/A converter analog output (ANO0 and ANO1).

Caution When only either one of the D/A converter channels is used with AVREF1 < VDD, the other pins that are not used as analog outputs must be set as follows:

- Set PM13× bit of the port mode register 13 (PM13) to 1 (input mode) and connect the pin to Vss.
- Set PM13x bit of the port mode register 13 (PM13) to 0 (output mode) and the output latch to 0, to output low level from the pin.

3.2.11 AD0 to AD7

These are the low-order address/data bus pins for external memory.

3.2.12 A0 to A15

These are the address bus pins for external memory.

3.2.13 RD

This is a strobe signal output pin for read operation from external memory.

3.2.14 WR

This is a strobe signal output pin for write operation from external memory.

3.2.15 ASTB

This is a strobe signal output pin that externally latches the address data from the AD0 to AD7, A0 to A15 pins in order to access the external memory.

In the case of the μ PD78070A, this signal does not need to be used because the external device expansion function is fixed at the separate bus mode, but the address strobe signal is being output.

3.2.16 AVREFO

A/D converter reference voltage input pin.

When A/D converter is not used, connect this pin to Vss.

3.2.17 AVREF1

D/A converter reference voltage input pin.

When D/A converter is not used, connect this pin to VDD.

3.2.18 AVDD

This is an analog power supply pin of A/D converter. Always use the same voltage as that of the VDD pin even when not using A/D converter.

3.2.19 AVss

This is a ground voltage pin of A/D converter and D/A converter. Always use the same voltage as that of the Vss pin even when not using A/D converter or D/A converter.

3.2.20 **RESET**

This is a low-level active system reset input pin.

3.2.21 X1, X2

Crystal resonator connect pins for main system clock oscillation.

For external clock supply, input it to X1 and its inverted signal to X2.

3.2.22 XT1, XT2

Crystal resonator connect pins for subsystem clock oscillation.

For external clock supply, input it to XT1 and its inverted signal to XT2.

3.2.23 VDD

This is a positive power supply pin.

3.2.24 Vss


This is a ground potential pin.

3.2.25 IC

The IC (Internally Connected) pin is provided to set the test mode to check the μ PD78070A at delivery. Connect it directly to the Vss with the shortest possible wire in the normal operating mode.

When a voltage difference is produced between the IC pin and Vss pin because the wiring between those two pins is too long or an external noise is input to the IC pin, the user's program may not run normally.

• Connect IC pin to Vss pin directly.



3.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins

Table 3-1 shows the input/output circuit types of pins and the recommended connections of unused pins. Refer to **Figure 3-1** for the configuration of the input/output circuit of each type.

Table 3-1. Pin Input/Output Circuit Types (1/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection of Unused Pins
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	Input/Output	Independently connect to Vss via a
P02/INTP2		, , , , , , ,	resistor.
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to V _{DD} .
P10/ANI0 to P17/ANI7	11	Input/Output	Independently connect to VDD or Vss via a
P20/SI1	8-A		resistor.
P21/SO1	5-A	-	
P22/SCK1	8-A	-	
P23/STB	5-A		
P24/BUSY	8-A	-	
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			

 \star

Table 3-1. Pin Input/Output Circuit Types (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection of Unused Pins
P60 to P63	13-C	Input/Output	Independently connect to V _{DD} via a resistor.
P66/WAIT	5-A	Input/Output	Independently connect to VDD or Vss via a
P70/SI2/RxD	8-A		resistor.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P90 to P93	13-C	Input/Output	Independently connect to V _{DD} via a resistor.
P94 to P96	5-A	Input/Output	Independently connect to VDD or Vss via a
P100/TI5/TO5	8-A		resistor.
P101/TI6/TO6			
P102, P103	5-A		
P120/RTP0 to P127/RTP7			
P130/ANO0, P131/ANO1	12-A	Input/Output	Independently connect to Vss via a resistor.
AD0 to AD7	5-E	Input/Output	Independently connect to VDD via a resistor.
A0 to A15	5-A	Output	Leave open
RD			
WR			
ASTB			
RESET	2	Input	_
XT2	16	_	Leave open
AV _{REF0}	_		Connect to Vss.
AVREF1			Connect to VDD.
AVDD			
AVss			Connect to Vss.
IC			Connect directly to Vss.

Type 2 Type 8-A V_{DD} pullup P-ch enable IN O V_{DD} data -○IN/OUT Schmitt-triggered input with hysteresis characteristics output disable Type 5-A Type 10-A pullup pullup enable enable V_{DD} V_{DD} data data O IN/OUT OIN/OUT output open drain disable output disable input enable V_{DD} Type 5-E Type 11 + V_{DD} pullup enable pullup P-ch enable data V_{DD} -○IN/OUT data P-ch output **⊸**N-ch disable P-ch -⊙ IN/OUT Comparator output #AVss N-ch N-ch disable VREF (Threshold voltage) input enable

Figure 3-1. List of Pin Input/Output Circuits (1/2)




Figure 3-1. List of Pin Input/Output Circuits (2/2)

[MEMO]

CHAPTER 4 PIN FUNCTION (μ PD78070AY)

4.1 Pin Function List

(1) Port pins (1/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P00	Input		Input only	Input	INTP0/TI00
P01			Input/output mode can be specified		INTP1/TI01
P02			bit-wise.		INTP2
P03	Input/	Port 0.	If used as an input port, an on-chip	L	INTP3
P04	output	8-bit input/output port.	pull-up resistor can be connected	Input	INTP4
P05			by software.		INTP5
P06					INTP6
P07Note 1	Input		Input only	Input	XT1
P10 to P17		Port 1.			
	Imm.ut/	8-bit input/output port.			
	Input/	Input/output mode can be specifie	d bit-wise.	Input	ANI0 to ANI7
	output	If used as an input port, an on-chip	If used as an input port, an on-chip pull-up resistor can be connected by		
		software ^{Note 2} .			
P20					SI1
P21				Input	SO1
P22		Port 2.			SCK1
P23	Input/	8-bit input/output port.			STB
P24	output	Input/output mode can be specified bit-wise.			BUSY
P25		If used as an input port, an on-chip pull-up resistor can be connected by			SI0/SB0/SDA0
P26		software.			SO0/SB1/SDA1
P27					SCK0/SCL
P30					TO0
P31					TO1
P32		Port 3.			TO2
P33	Input/	8-bit input/output port.		Input	TI1
P34	output	Input/output mode can be specified bit-wise.			TI2
P35		If used as an input port, an on-chip pull-up resistor can be connected by			PCL
P36		software.			BUZ
P37					_

Notes 1. When the P07/XT1 pin is used as an input port, set the bit 6 (FRC) of the processor clock control register (PCC) to 1 (do not use the feedback resistor internal to the subsystem clock oscillator).

2. When pins P10/ANI0 to P17/ANI7 are used as an analog input of the A/D converter, set port 1 to the input mode. The on-chip pull-up resistor is automatically disabled.

(1) Port pins (2/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P60			N-ch open-drain input/output port.		_
P61		Port 6.	LED can be driven directly.		
P62	Input/	5-bit input/output port.		Innut	
P63	output	Input/output mode can be		Input	
P66		specified bit-wise.	If used as an input port, an on-chip pull-up resistor can be connected by software.		WAIT
P70		Port 7.			SI2/R×D
	Input/	3-bit input/output port.		Input	
P71	output	Input/output mode can be specifie			SO2/T×D
P72		If used as an input port, an on-chip pull-up resistor can be connected by software.			SCK2/ASCK
P90			N-ch open-drain input/output port.		
P91		Port 9.			
P92	Input/	7-bit input/output port.			
P93	output	Input/output mode can be		Input	_
P94		specified bit-wise.	If used as an input port, an on-chip		
P95			pull-up resistor can be connected		
P96			by software.		
P100		Port 10.			TI5/TO5
Input/	Input/	4-bit input/output port.			
P101	P101 output	Input/output mode can be specified bit-wise.		Input	TI6/TO6
P102, P103		If used as an input port, an on-chip pull-up resistor can be connected			_
102,1103		by software.			
		Port 12.		lanut	
P120 to P127 Input/ output	Input/	8-bit input/output port.			DTD0 +- DTD7
	output	Input/output mode can be specified bit-wise.		Input	RTP0 to RTP7
	If used as an input port, an on-chip pull-up resistor can be connected by software.				
		Port 13.			
P130, P131		2-bit input/output port.			
	Input/	Input/output mode can be specified bit-wise.			ANO0, ANO1
	output	If used as an input port, an on-chip pull-up resistor can be connected			
		by software.			

(2) Non-port pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0				P00/TI00
INTP1				P01/TI01
INTP2		External interrupt request input with specifiable valid edges (rising edge,		P02
INTP3	Input	falling edge, both rising and falling edges)	Input	P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0				P25/SB0/SDA0
SI1	Input	Serial interface serial data input	Input	P20
SI2				P70/RxD
SO0				P26/SB1/SDA1
SO1	Output	Serial interface serial data output	Input	P21
SO2				P71/TxD
SB0				P25/SI0/SDA0
SB1	Input/			P26/SO0/SDA1
SDA0	output	Serial interface serial data input/output	Input	P25/SI0/SB0
SDA1				P26/SO0/SB1
SCK0				P27/SCL
SCK1	Input/	Social interface carial clock input/output	Input	P22
SCK2	output	Serial interface serial clock input/output	Input	P72/ASCK
SCL				P27/SCK0
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Asynchronous serial interface serial data input	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
T100		External count clock input to 16-bit timer (TM0)		P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1	Input	External count clock input to 8-bit timer (TM1)		P33
TI2	l input	External count clock input to 8-bit timer (TM2)		P34
TI5		External count clock input to 8-bit timer (TM5)		P100/TO5
TI6		External count clock input to 8-bit timer (TM6)		P101/TO6
TO0		16-bit timer (TM0) output (also used for 14-bit PWM output)		P30
TO1		8-bit timer (TM1) output		P31
TO2	Output	8-bit timer (TM2) output	Input	P32
TO5		8-bit timer (TM5) output (also used for 8-bit PWM output)		P100/TI5
TO6		8-bit timer (TM6) output (also used for 8-bit PWM output)		P101/TI6
PCL	Output	Clock output (for main system clock and subsystem clock trimming)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port outputting data in synchronization with trigger	Input	P120 to P127

(2) Non-port pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
AD0 to AD7	Input/Output	Low-order address/data bus for external memory		_
A0 to A15	Output	Address bus for external memory Input		_
RD	Output	Strobe signal output for read operation from external memory	Input	_
WR		Strobe signal output for write operation from external memory]	
WAIT	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output externally latching address information output to AD0 to AD7 and A0 to A15 to access external memory	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input	_	_
AV _{REF1}	Input	D/A converter reference voltage input	_	_
AV _{DD}	_	A/D converter analog power supply. Connect to V _{DD} .	_	_
AVss	_	A/D converter and D/A converter ground potential. Connect to Vss.	_	_
RESET	Input	System reset input	_	_
X1	Input	Crystal connection for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Crystal connection for subsystem clock oscillation	Input	P07
XT2	_		_	_
V _{DD}	_	Positive power supply	_	_
Vss	_	Ground potential	_	_
IC	_	Internally connected. Connect directly to Vss.	_	_

4.2 Description of Pin Functions

4.2.1 P00 to P07 (Port 0)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an external interrupt request input, an external count clock input to the timer, a capture trigger signal input, and crystal connection for subsystem oscillation.

The following operating modes can be specified bit-wise.

(1) Port mode

P00 and P07 function as input-only ports and P01 to P06 function as input/output ports.

P01 to P06 can be specified for input or output ports bit-wise with a port mode register 0 (PM0). When they are used as input ports, on-chip pull-up resistors can be connected to them by defining the pull-up resistor option register L (PUOL).

(2) Control mode

In this mode, these ports function as an external interrupt request input, an external count clock input to the timer, and crystal connection for subsystem clock oscillation.

(a) INTP0 to INTP6

INTP0 to INTP6 are external interrupt request input pins which can specify valid edges (rising edge, falling edge, and both rising and falling edges). INTP0 or INTP1 becomes a 16-bit timer/event counter capture trigger signal input pin with a valid edge input.

(b) TI00

Pin for external count clock input to 16-bit timer/event counter.

(c) TI01

Pin for capture trigger signal to capture register (CR00) of 16-bit timer/event counter.

(d) XT1

Crystal connect pin for subsystem clock oscillation.

4.2.2 P10 to P17 (Port 1)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an A/D converter analog input.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports.

They can be specified bit-wise as input or output ports with a port mode register 1 (PM1). If used as input ports, on-chip pull-up resistors can be connected to these ports by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as A/D converter analog input pins (ANI0 to ANI7). The on-chip pull-up resistor is automatically disabled when the pins specified for analog input.

4.2.3 P20 to P27 (Port 2)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as data input/output to/ from the serial interface, clock input/output, automatic transmit/receive busy input, and strobe output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 2 (PM2). When they are used as input ports, on-chip pull-up resistors can be connected to them by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as serial interface data input/output, clock input/output, automatic transmit/receive busy input, and strobe output functions.

(a) SI0, SI1, SO0, SO1, SB0, SB1, SDA0, SDA1

Serial interface serial data input/output pins.

(b) SCKO, SCK1, SCL

Serial interface serial clock input/output pins.

(c) BUSY

Serial interface automatic transmit/receive busy input pins.

(d) STB

Serial interface automatic transmit/receive strobe output pins.

Caution When

When this port is used as a serial interface, the I/O and output latches must be set according to the function the user requires. For the setting, refer to Figure 18-4. Serial Operation Mode Register 0 Format and Figure 19-3. Serial Operation Mode Register 1 Format.

4.2.4 P30 to P37 (Port 3)

These are 8-bit input/output ports. Beside serving as input/output ports, they function as timer input/output, clock output and buzzer output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 3 (PM3). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as timer input/output, clock output, and buzzer output.

(a) TI1, TI2

Pin for external count clock input to the 8-bit timer/event counter.

(b) TO0 to TO2

Timer output pins.

(c) PCL

Clock output pin.

(d) BUZ

Buzzer output pin.

4.2.5 P60 to P63, P66 (Port 6)

These are 5-bit input/output ports. Besides serving as input/output ports, they are used for external memory control.

P60 to P63 can drive LEDs directly.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 5-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 6 (PM6).

P60 to P63 are N-ch open-drain outputs.

When P66 is used as input port, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as external wait signal output pin (\overline{WAIT}) to the external memory. When a pin is used as a external wait signal output, the on-chip pull-up resistor is automatically disabled.

Caution When external wait is not used, P66 can be used as an input/output port.

4.2.6 P70 to P72 (Port 7)

These are 3-bit input/output ports. Besides serving as input/output ports, they function as serial interface data input/output and clock input/output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 3-bit input/output ports. They can be specified bit-wise as input ports or output ports with port mode register 7 (PM7). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register L (PUOL).

(2) Control mode

These ports function as serial interface data input/output and clock input/output.

(a) SI2, SO2

Serial interface serial data input/output pins.

(b) <u>SCK2</u>

Serial interface serial clock input/output pin.

(c) RxD, TxD

Asynchronous serial interface serial data input/output pins.

(d) ASCK

Asynchronous serial interface serial clock input/output pin.

Caution When this port is used as a serial interface, the I/O and output latches must be set according to the function the user requires.

For the setting, refer to the operation mode setting list in Table 20-2. Serial Interface Channel 2.

4.2.7 P90 to P96 (Port 9)

These are 7-bit input/output ports.

They can be specified bit-wise as input or output ports with port mode register 9 (PM9).

P90 to P93 are N-ch open-drain pins. When P94 to P96 are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

4.2.8 P100 to P103 (Port 10)

These are 4-bit input/output ports. Besides serving as input/output ports, they function as a timer input/output. The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 4-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 10 (PM10). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as timer input/output.

(a) TI5, TI6

Pins for external clock input to 8-bit timer/event counter.

(b) TO5, TO6

Pins for timer output.

4.2.9 P120 to P127 (Port 12)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as a real-time output port. The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 12 (PM12). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as real-time output ports (RTP0 to RTP7) outputting data in synchronization with a trigger.

4.2.10 P130, P131 (Port 13)

These are 2-bit input/output ports. Besides serving as input/output ports, they are used for D/A converter analog output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 2-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 13 (PM13). When they are used as input ports, on-chip pull-up resistors can be connected by defining the pull-up resistor option register H (PUOH).

(2) Control mode

These ports function as D/A converter analog output (ANO0 and ANO1).

Caution When only either one of the D/A converter channels is used with AVREF1 < VDD, the other pins that are not used as analog outputs must be set as follows:

- Set PM13x bit of the port mode register 13 (PM13) to 1 (input mode) and connect the pin to Vss.
- Set PM13× bit of the port mode register 13 (PM13) to 0 (output mode) and the output latch to 0, to output low level from the pin.

4.2.11 AD0 to AD7

These are the low-order address/data bus pins for external memory.

4.2.12 A0 to A15

These are the address bus pins for external memory.

4.2.13 RD

This is a strobe signal output pin for read operation from external memory.

4.2.14 WR

This is a strobe signal output pin for write operation from external memory.

4.2.15 ASTB

This is a strobe signal output pin that externally latches the address data from the AD0 to AD7, A0 to A15 pins in order to access the external memory.

In the case of the μ PD78070AY, this signal does not need to be used because the external device expansion function is fixed at the separate bus mode, but the address strobe signal is being output.

4.2.16 AVREFO

A/D converter reference voltage input pin.

When A/D converter is not used, connect this pin to Vss.

4.2.17 AVREF1

D/A converter reference voltage input pin.

When D/A converter is not used, connect this pin to VDD.

4.2.18 AVDD

This is an analog power supply pin of A/D converter. Always use the same voltage as that of the VDD pin even when not using A/D converter.

4.2.19 AVss

This is a ground voltage pin of A/D converter and D/A converter. Always use the same voltage as that of the Vss pin even when not using A/D converter or D/A converter.

4.2.20 **RESET**

This is a low-level active system reset input pin.

4.2.21 X1, X2

Crystal resonator connect pins for main system clock oscillation.

For external clock supply, input it to X1 and its inverted signal to X2.

4.2.22 XT1, XT2

Crystal resonator connect pins for subsystem clock oscillation.

For external clock supply, input it to XT1 and its inverted signal to XT2.

4.2.23 VDD

This is a positive power supply pin for ports.

4.2.24 Vss


This is a ground potential pin.

4.2.25 IC

The IC (Internally Connected) pin is provided to set the test mode to check the μ PD78070AY Subseries at delivery. Connect it directly to the Vss with the shortest possible wire in the normal operating mode.

When a voltage difference is produced between the IC pin and Vss pin because the wiring between those two pins is too long or an external noise is input to the IC pin, the user's program may not run normally.

• Connect IC pin to Vss pin directly.



4.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins

Table 4-1 shows the input/output circuit types of pins and the recommended connections of unused pins. Refer to Figure 4-1 for the configuration of the input/output circuit of each type.

Table 4-1. Pin Input/Output Circuit Types (1/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection of Unused Pins
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	Input/Output	Independently connect to Vss via a
P02/INTP2			resistor.
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to V _{DD} .
P10/ANI0 to P17/ANI7	11	Input/Output	Independently connect to VDD or Vss via
P20/SI1	8-A		a resistor.
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0/SDA0	10-A		
P26/SO0/SB1/SDA1			
P27/SCK0/SCL			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A	1	
P36/BUZ			
P37			

 \star

Table 4-1. Pin Input/Output Circuit Types (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection of Unused Pins
P60 to P63	13-C	Input/Output	Independently connect to VDD via a resistor.
P66/WAIT	5-A	Input/Output	Independently connect to VDD or Vss via a
P70/SI2/RxD	8-A		resistor.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P90 to P93	13-C	Input/Output	Independently connect to VDD via a resistor.
P94 to P96	5-A	Input/Output	Independently connect to VDD or Vss via a
P100/TI5/TO5	8-A		resistor.
P101/TI6/TO6	-		
P102, P103	5-A		
P120/RTP0 to P127/RTP7	-		
P130/ANO0, P131/ANO1	12-A	Input/Output	Independently connect to Vss via a resistor.
AD0 to AD7	5-E	Input/Output	Independently connect to VDD via a resistor.
A0 to A15	5-A	Output	Leave open
RD	-		
WR	-		
ASTB	-		
RESET	2	Input	_
XT2	16	_	Leave open
AV _{REF0}	_		Connect to Vss.
AVREF1	-		Connect to V _{DD} .
AVDD	-		
AVss	-		Connect to Vss.
IC	-		Connect directly to Vss.




Figure 4-1. List of Pin Input/Output Circuits (1/2)




Figure 4-1. List of Pin Input/Output Circuits (2/2)


[MEMO]

CHAPTER 5 CPU ARCHITECTURE

5.1 Memory Spaces

The μ PD78070A and 78070AY allow access to a memory space of 64 Kbytes. Figure 5-1 shows the memory maps.

Figure 5-1. Memory Map



5.1.1 External memory Space

The μ PD78070A and 78070AY are ROM-less products and therefore have no internal program memory space. The 64128 \times 8 bit area from 0000H to FA7FH can be used as an external memory. Program and table data can be stored and peripheral devices can be allocated. Normally, addressing is executed by the program counter (PC). The following area is allocated from 0000H to 0FFFH. As 0000H to 003FH are especially identified as the vector

(1) Vector table area

table area, allocate ROM to this area as necessary.

The 64-byte area 0000H to 003FH is reserved as a vector table area. The RESET input and program start addresses for branch upon generation of each interrupt request are stored in the vector table area. Of the 16-bit address, the low-order 8 bits are stored at even addresses and the high-order 8 bits are stored at odd addresses.

Interrupt Source

0000H **RESET** input 0004H **INTWDT** 0006H INTP0 0008H INTP1 000AH INTP2 000CH INTP3 000EH INTP4 0010H INTP5 0012H INTP6 0014H INTCSI0 0016H INTCSI1 0018H **INTSER** 001AH INTSR/INTCSI2 001CH INTST 001EH INTTM3 0020H INTTM00 0022H INTTM01 0024H INTTM1

Table 5-1. Vector Table

Vector Table Address

0026H

0028H

002AH

002CH

003EH

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

INTTM2

INTAD

INTTM5

INTTM6

BRK

(3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

5.1.2 Internal data memory space

The μ PD78070A and 78070AY units incorporate the following RAMs.

(1) Internal high-speed RAM

This is a 1024×8 -bit configuration in the area FB00H to FEFFH 4 banks of general registers, each bank consisting of eight 8-bit registers, are allocated in the 32-byte area FEE0H to FEFFH.

The internal high-speed RAM can also be used as a stack memory.

(2) Internal buffer RAM

Internal buffer RAM is allocated to the 32-byte area from FAC0H to FADFH. Internal buffer RAM is used for storing transmit/receive data of serial interface channel 1 (3-wire serial I/O mode with automatic transmit/receive function). When not used in the 3-wire serial I/O mode with automatic transmit/receive function, internal buffer RAM can also be used as normal RAM.

5.1.3 Special function register (SFR) area

An on-chip peripheral hardware special function register (SFR) is allocated in the area FF00H to FFFFH. (Refer to **Table 5-2. Special Function Register List** of **5.2.3 Special function register (SFR)**).

Caution Do not access addresses where the SFR is not assigned.

5.1.4 Data memory addressing

Addressing is a method to specify the instruction address to be executed next and the register and memory address to be manipulated when instructions are executed. The instruction address to be executed next is addressed by the program counter (PC) (for details, refer to **5.3 Instruction Address Addressing**).

For the addressing of the memory to be manipulated when instructions are executed, the μ PD78070A and 78070AY are provided with various addressing modes for optimum addressing. Special addressing methods are possible to meet the functions of the special function registers (SFRs) and general registers. The data memory space is the entire 64-Kbyte space (0000H to FFFFH). Figure 5-2 shows the data memory addressing modes.

For details of addressing, refer to 5.4 Operand Address Addressing.




Figure 5-2. Data Memory Addressing

5.2 Processor Registers

The μ PD78070A and 78070AY units incorporate the following processor registers.

5.2.1 Control registers

The control registers control the program sequence, statuses, and stack memory. The control registers consist of a program counter (PC), a program status word (PSW), and a stack pointer (SP).


(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 5-3. Program Counter Format




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.

Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically reset upon execution of the RETB, RETI and POP PSW instructions. RESET input sets the PSW to 02H.

Figure 5-4. Program Status Word Format



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When IE = 0, the IE is set to interrupt disabled (DI) status. All interrupts except non-maskable interrupt are disabled.

When IE = 1, the IE is set to interrupt enabled (EI) status and interrupt request acknowledge is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE is reset to (0) upon DI instruction execution or interrupt request acknowledgement and is set to (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information which indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When ISP = 0, acknowledgment of the vectored interrupt request specified to low-order priority with the priority specify flag registers (PR0L, PR0H, and PR1L) (refer to 22.3 (3) Priority specify flag registers (PR0L, PR0H, and PR1L)) is disabled. Whether an actual interrupt request is acknowledged or not is controlled with the interrupt enable flag (IE).


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 5-5. Stack Pointer Format



The SP is decremented ahead of write (save) to the stack memory and is incremented after read (reset) from the stack memory.

Each stack operation saves/resets data as shown in Figures 5-6 and 5-7.

Caution Since RESET input makes SP contents indeterminate, be sure to initialize the SP before instruction execution.

Figure 5-6. Data to be Saved to Stack Memory





Figure 5-7. Data to be Reset from Stack Memory



5.2.2 General registers

A general register is mapped at particular addresses (FEE0H to FEFFH) of the data memory. It consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can also be used as an 8-bit register. Two 8-bit registers can be used in pairs as a 16-bit register (AX, BC, DE, and HL).

They can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).


Register banks to be used for instruction execution are set with the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interruption for each bank.

Figure 5-8. General Register Configuration

16-bit Processing 8-bit Processing **FEFFH** R7 BANK0 RP3 R6 FEF8H FEF7H R5 BANK1 RP2 R4 FEF0H **FEEFH** R3 BANK2 RP1 R2 FEE8H FEE7H R1 RP0 BANK3 R0 FEE0H 15 0 0

(a) Absolute Name

(b) Function Name



5.2.3 Special function register (SFR)

Unlike a general register, each special function register has special functions.

It is allocated in the FF00H to FFFFH area.

The special function registers can be manipulated in a similar way to the general registers, by using operation, transfer, or bit-manipulate instructions. The special function registers are read from and written to in specified manipulation bit units (1, 8, and/or 16) depending on the register type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved with assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved with assembler for the 8-bit manipulation instruction operand (sfr).

This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved with assembler for the 16-bit manipulation instruction operand (sfrp).

When addressing an address, describe an even address.

Table 5-2 gives a list of special function registers. The meaning of items in the table is as follows.

Symbol

This column shows the addresses of the special function registers.

They have been defined as reserved words in the RA78K/0 and as the header file, sfrbit.h, in the CC78K/0.

They can be described as instruction operands when the RA78K/0, ID78K0-NS, ID78K0, and SM78K0 are used.

R/W

This column shows whether the corresponding special function register can be read or written.

R/W: Both reading and writing are enabled.

R : The value in the register can read out. A write to this register is ignored.

W : A value can be written to the register. Reading values from the register is impossible.

• Manipulation

The register can be manipulated in bit units marked with a check $(\sqrt{})$ mark.

The register cannot be manipulated in bit units marked with "-".

· After reset

The register is set to the value immediately after the RESET signal is input.

Table 5-2. Special Function Register List (1/3)

A .1.1	On a dial Formation Desciolary (OFD) Name	0	-11	DAM	М	After Reset		
Address	Special Function Register (SFR) Name	Sym	IDOI	R/W	1 bit	8 bits	16 bits	- After Reset
FF00H	Port 0	Р	90	R/W	√	√	_	00H
FF01H	Port 1	F	21		√	√	_	-
FF02H	Port 2	F	2		√	√	_	-
FF03H	Port 3	F	23		√	√	_	
FF06H	Port 6	F	P6		√	√	_	Undefined
FF07H	Port 7	F	27		√	√	_	00H
FF09H	Port 9	F	9		√	√	_	-
FF0AH	Port 10	Р	10		√	√	_	
FF0CH	Port 12	Р	12		√	√		-
FF0DH	Port 13	Р	13		√	√	_	
FF10H	Capture/compare register 00	CF	R00		_	_	√	Undefined
FF11H								
FF12H	Capture/compare register 01	CF	R01		_	_	√	-
FF13H								
FF14H	16-bit timer register	TI	M0	R	_	_	√	0000H
FF15H								
FF16H	Compare register 10	CF	R10	R/W	_	√	_	Undefined
FF17H	Compare register 20	CF	R20		_	√	_	-
FF18H	8-bit timer register 1	TMS	TM1	R	_	√	√	00H
FF19H	8-bit timer register 2		TM2		_	√		
FF1AH	Serial I/O shift register 0	SI	O0	R/W	_	√	_	Undefined
FF1BH	Serial I/O shift register 1	SI	O1		_	√	_	
FF1FH	A/D conversion result register	AD	CR	R	_	√	_	
FF20H	Port mode register 0	PI	M0	R/W	√	√		FFH
FF21H	Port mode register 1	PI	M1		√	√	_	-
FF22H	Port mode register 2	PM2			√	V	_	
FF23H	Port mode register 3	PM3			√	√	_	1
FF26H	Port mode register 6	PM6			√	√	_	
FF27H	Port mode register 7	PM7			√	√	_	
FF29H	Port mode register 9	PM9			√	√	_	1
FF2AH	Port mode register 10	PΝ	/110		√	√	_	
FF2CH	Port mode register 12	PΝ	Л12		√	√	_	
FF2DH	Port mode register 13	PΝ	Л 13		√	√	_	-

Table 5-2. Special Function Register List (2/3)

Address	Special Function Register (SFR) Name	Symb	nol	R/W	N	After Reset		
7.001000	opeolar another register (or rty rtaine	Cynne	, 01		1 bit	8 bits	16 bits	71101 110001
FF30H	Real-time output buffer register L	RTE	3L	R/W	_	√	_	00H
FF31H	Real-time output buffer register H	RTE	вн		_	√	_	
FF34H	Real-time output port mode register	RTPM			√	√	_	
FF36H	Real-time output port control register	RTF	C		√	√	_	
FF3FH	External bus type selection register	EBT	s		_	√	_	
FF40H	Timer clock select register 0	TCL	.0		√	√	_	
FF41H	Timer clock select register 1	TCL	_1		_	√	_	
FF42H	Timer clock select register 2	TCL	2		_	√	_	
FF43H	Timer clock select register 3	TCL	.3		_	√	_	88H
FF47H	Sampling clock select register	SC	S		_	√	_	00H
FF48H	16-bit timer mode control register	TMC	0		√	√	_	
FF49H	8-bit timer mode control register 1	TMC	21		√	√	_	-
FF4AH	Watch timer mode control register	TMC	22		√	√	_	
FF4CH	Capture/compare control register 0	CRO	0		√	√	_	04H
FF4EH	16-bit timer output control register	TOO	0		√	√	_	00H
FF4FH	8-bit timer output control register	TOO	21		√	√	_	-
FF50H	Compare register 50	CR	50		_	√	_	-
FF51H	8-bit timer register 5	TM	5	R	_	√	_	
FF52H	Timer clock selection register 5	TCL	.5	R/W	_	√ √	_	
FF53H	8-bit timer mode control register 5	TMC5			√	√	_	-
FF54H	Compare register 60	CR	 30		_	√	_	-
FF55H	8-bit timer register 6	TM	6	R	_	√	_	
FF56H	Timer clock selection register 6	TCL	.6	R/W	_	√	_	
FF57H	8-bit timer mode control register 6	TMC	26		√	√	_	-
FF60H	Serial operating mode register 0	CSI	M 0		√	√	_	-
FF61H	Serial bus interface control register	SBI	С		√	√	_	
FF62H	Slave address register	SV	A		_	√	_	Undefined
FF63H	Interrupt timing specify register	SIN	Т		√	√	_	00H
FF68H	Serial operating mode register 1	CSIM1			√	√	_	
FF69H	Automatic data transmit/receive control register	ADTC			√	√	_	
FF6AH	Automatic data transmit/receive address pointer	ADTP			_	√	_	
FF6BH	Automatic data transmit/receive interval specify register	ADTI			√	√	_	
FF70H	Asynchronous serial interface mode register	ASIM			√	√	_	
FF71H	Asynchronous serial interface status register			R		√	_	
FF72H	Serial operating mode register 2	CSIM2		R/W	√	1	_	-
FF73H	Baud rate generator control register	BRG			_	√ ,	_	
FF74H	Transmit shift register	TXS RXB	SIO2	W R	_	√	_	FFH

Table 5-2. Special Function Register List (3/3)

A d do	On side Free dies Province (OFP) Nove	0	-11	R/W	N	After Reset		
Address	Special Function Register (SFR) Name	Syn	Symbol		1 bit	8 bits	16 bits	Aller Reset
FF80H	A/D converter mode register	ADM		R/W	√	√	_	01H
FF84H	A/D converter input select register	Al	DIS		_	√	_	00H
FF90H	D/A conversion value set register 0	DA	CS0		_	√	_	
FF91H	D/A conversion value set register 1	DA	CS1		_	√	_	
FF98H	D/A converter mode register	D.	AM		√	√	_	
FFD0H to FFDFH	External access area ^{Note}				√	√	_	Undefined
FFE0H	Interrupt request flag register 0L	IF0	IF0L		√	√	√	00H
FFE1H	Interrupt request flag register 0H		IF0H		√	√]	
FFE2H	Interrupt request flag register 1L	IF	1L		√	√	_	
FFE4H	Interrupt mask flag register 0L	MK0	MK0L		√	√	√	FFH
FFE5H	Interrupt mask flag register 0H		МКОН		√	√]	
FFE6H	Interrupt mask flag register 1L	Mł	<1L		√	√	_	
FFE8H	Priority order specify flag register 0L	PR0	PR0L		√	√	√	
FFE9H	Priority order specify flag register 0H	PR0H			√	√		
FFEAH	Priority order specify flag register 1L	PR1L			√	√	_	
FFECH	External interrupt mode register 0	IN	ТМО		_	√	_	00H
FFEDH	External interrupt mode register 1	IN ⁻	ТМ1		_	√	_	
FFF0H	Internal memory size switching register	II	NS		_	√	_	C0H
FFF2H	Oscillation mode selection register	OSMS		W	_	√	_	00H
FFF3H	Pull-up resistor option register H	PUOH		R/W	√	√	_	
FFF7H	Pull-up resistor option register L	PUOL			√	√	_	
FFF8H	Memory expansion mode register	MM			√	√	_	10H
FFF9H	Watchdog timer mode register	WDTM			√	√	_	00H
FFFAH	Oscillation stabilization time select register	OSTS				√		04H
FFFBH	Processor clock control register	Р	СС		√	√	_	

Note The external access area cannot be accessed in SFR addressing. Access the area through direct addressing.

5.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. However, when a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing. (For details of instructions, refer to **78K/0 USER'S MANUAL**—


5.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (–128 to +127) and bit 7 becomes a sign bit. In other words, the range of branch in relative addressing is between –128 and +127 of the start address of the following instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



PC indicates the start address of the instruction after the BR instruction.

When S = 0, all bits of α are 0. When S = 1, all bits of α are 1.

5.3.2 Immediate addressing


[Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.


This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed. CALL !addr16 and BR !addr16 instructions can branch to all the memory space. CALLF !addr11 instruction branches to the area from 0800H to 0FFFH.

[Illustration]

In the case of CALL !addr16 and BR !addr16 instructions



In the case of CALLF !addr11 instruction




5.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can refer to the address stored in the memory table 40H to 7FH and branch to all the memory space.

[Illustration]




5.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]



5.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

5.4.1 Implied addressing

[Function]

The register which functions as an accumulator (A and AX) in the general register is automatically (implicitly) addressed.

Of the µPD78070A and 78070AY instruction words, the following instructions employ implied addressing.

Instruction	Register to be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values which become decimal correction targets
ROR4/ROL4	A register for storage of digit data which undergoes digit rotation

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

[Description example]

In the case of MULU X

With an 8-bit \times 8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

5.4.2 Register addressing

[Function]

The general register is accessed as an operand. The general register to be accessed is specified with register bank select flags (RBS0 and RBS1) and register specify code (Rn, RPn) in the instruction code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described with function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as absolute names (R0 to R7 and RP0 to RP3).

[Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp



5.4.3 Direct addressing

[Function]


The memory indicated by immediate data in an instruction word is directly addressed.

[Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H



[Illustration]



5.4.4 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. The fixed space to which this addressing is applied to is the 256-byte space, from FE20H to FF1FH. An internal high-speed RAM and a special function register (SFR) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area where short direct addressing is applied (FF00H to FF1FH) is a part of the SFR area. In this area, ports which are frequently accessed in a program, a compare register of the timer/event counter, and a capture register of the timer/event counter are mapped and these SFRs can be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to [Illustration] below.

[Operand format]


Identifier	Description			
saddr	saddr Label of FE20H to FF1FH immediate data			
saddrp	Label of FE20H to FF1FH immediate data (even address only)			

[Description example]

MOV 0FE30H, #50H; when setting saddr to FE30H and immediate data to 50H



[Illustration]



When 8-bit immediate data is 20H to FFH, α = 0 When 8-bit immediate data is 00H to 1FH, α = 1

5.4.5 Special function register (SFR) addressing

[Function]

The memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word.


This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFR mapped at FF00H to FF1FH can be accessed with short direct addressing.

[Operand format]


Identifier	Description	
sfr	Special function register name	
sfrp	16-bit manipulatable special function register name (even address only)	

[Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr



[Illustration]



5.4.6 Register indirect addressing

[Function]

The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register bank select flag (RBS0 and RBS1) and the register pair specify code in the instruction code. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
_	[DE], [HL]

[Description example]

MOV A, [DE]; when selecting [DE] as register pair



[Illustration]



5.4.7 Based addressing

[Function]

8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL register pair to be accessed is in the register bank specified with the register bank select flags (RBS0 and RBS1). Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
_	[HL + byte]

[Description example]

MOV A, [HL + 10H]; when setting byte to 10H

Operation code

1 0 1 0 1	1 1 0
-----------	-------

0 0 0 1 0 0 0 0

5.4.8 Based indexed addressing

[Function]

The B or C register contents specified in an instruction are added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL, B, and C registers to be accessed are registers in the register bank specified with the register bank select flag (RBS0 and RBS1).

Addition is performed by expanding the contents of the B or C register as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier		Description
_	[HL + B], [HL + C]	

[Description example]

In the case of MOV A, [HL + B]

Operation code

1 0 1 0 1 0 1 1

5.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call and RETURN instructions are executed or the register is saved/reset upon generation of an interrupt request.

Stack addressing enables to address the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE

Operation code

1 0 1 1 0 1 0 1

CHAPTER 6 PORT FUNCTIONS

6.1 Port Functions

The μ PD78070A and 78070AY units incorporate two input ports and fifty-nine input/output ports. Figure 6-1 shows the port configuration. Every port is capable of 1-bit and 8-bit manipulations and can carry out considerably varied control operations. Besides port functions, the ports can also serve as on-chip hardware input/output pins.




Figure 6-1. Port Types

Table 6-1. Port Functions (μ PD78070A) (1/2)

Pin Name	Fi	Alternate Function						
P00	Port 0.	Input only	INTP0/TI00					
P01	8-bit input/output port.	Input/output mode can be specified bit-	INTP1/TI01					
P02		wise.	INTP2					
P03		If used as an input port, an on-chip pull-	INTP3					
P04		up resistor can be connected by software.	INTP4					
P05			INTP5					
P06			INTP6					
P07		Input only	XT1					
P10 to P17	Port 1.		ANI0 to ANI7					
	8-bit input/output port.							
	Input/output mode can be specified bit-w	ise.						
	If used as an input port, an on-chip pull-							
P20	Port 2.		SI1					
P21	8-bit input/output port.		SO1					
P22	Input/output mode can be specified bit-w	ise.	SCK1					
P23	If used as an input port, an on-chip pull-	If used as an input port, an on-chip pull-up resistor can be connected by software.						
P24			BUSY					
P25			SI0/SB0					
P26			SO0/SB1					
P27			SCK0					
P30	Port 3.		TO0					
P31	8-bit input/output port.		TO1					
P32	Input/output mode can be specified bit-w	ise.	TO2					
P33	If used as an input port, an on-chip pull-	up resistor can be connected by software.	TI1					
P34			TI2					
P35			PCL					
P36	-		BUZ					
P37			_					
P60	Port 6.	N-ch open drain input/output port.	_					
P61	5-bit input/output port.	LED can be driven directly.						
P62	Input/output mode can be specified							
P63	bit-wise.							
P66	-	If used as an input port, an on-chip pull-	WAIT					
		up resistor can be connected by software.						
P70	Port 7.	1	SI2/RxD					
	3-bit input/output port.							
P71	Input/output mode can be specified bit-w	ise.	SO2/TxD					
P72	If used as an input port, an on-chip pull-	up resistor can be connected by software.	SCK2/ASCK					

Table 6-1. Port Functions (μ PD78070A) (2/2)

Pin Name	Fun	ction	Alternate Function
P90	Port 9.	N-ch open-drain input/output port.	_
P91	7-bit input/output port.		
P92	Input/output mode can be specified bit-wise.		
P93			
P94		If used as an input port, an on-chip pull-	
P95		up resistor can be connected by software.	
P96			
P100	Port 10.	TI5/TO5	
P101	4-bit input/output port.		TI6/TO6
	Input/output mode can be specified bit-wise		
P102, 103	If used as an input port, an on-chip pull-up	resistor can be connected by software.	_
P120 to P127	Port 12.		RTP0 to RTP7
	8-bit input/output port.		
	Input/output mode can be specified bit-wise	э.	
	If used as an input port, an on-chip pull-up	resistor can be connected by software.	
P130, P131	Port 13.		ANO0, ANO1
	2-bit input/output port.		
	Input/output mode can be specified bit-wise		
	If used as an input port, an on-chip pull-up	resistor can be connected by software.	

Table 6-2. Port Functions (μ PD78070AY) (1/2)

Pin Name	F	Alternate Function						
P00	Port 0.	Input only	INTP0/TI00					
P01	8-bit input/output port.	Input/output mode can be specified bit-	INTP1/TI01					
P02		wise.	INTP2					
P03		If used as an input port, an on-chip pull-	INTP3					
P04		up resistor can be connected by software.	INTP4					
P05			INTP5					
P06			INTP6					
P07		Input only	XT1					
P10 to P17	Port 1.	ANI0 to ANI7						
	8-bit input/output port.							
	Input/output mode can be specified bit-w	rise.						
	If used as an input port, an on-chip pull-up resistor can be connected by software.							
P20	Port 2.							
P21	8-bit input/output port.		SO1					
P22	Input/output mode can be specified bit-w	rise.	SCK1					
P23	If used as an input port, an on-chip pull-	STB						
P24		,	BUSY					
P25	-		SI0/SB0/SDA0					
P26	-		SO0/SB1/SDA1					
P27	-		SCK0/SCL					
P30	Port 3.		TO0					
P31	8-bit input/output port.		TO1					
P32	Input/output mode can be specified bit-w	rise.	TO2					
P33		up resistor can be connected by software.	TI1					
P34		,	TI2					
P35	-		PCL					
P36	_		BUZ					
P37	-		_					
P60	Port 6.	N-ch open drain input/output port.	_					
P61	5-bit input/output port.	LED can be driven directly.						
P62	Input/output mode can be specified							
P63	bit-wise.							
P66		If used as an input port, an on-chip pull-	WAIT					
. 30		up resistor can be connected by software.	,					
P70	Port 7.	1,	SI2/RxD					
P71	3-bit input/output port. Input/output mode can be specified bit-w	rise.	SO2/TxD					
P72	1	up resistor can be connected by software.	SCK2/ASCK					

Table 6-2. Port Functions (μ PD78070AY) (2/2)

Pin Name	Fun	ction	Alternate Function
P90	Port 9.	N-ch open drain input/output port.	_
P91	7-bit input/output port.		
P92	Input/output mode can be specified bit-wise.		
P93			
P94		If used as an input port, an on-chip pull-	
P95		up resistor can be connected by software.	
P96			
P100	Port 10.	TI5/TO5	
P101	4-bit input/output port.		TI6/TO6
1 101	Input/output mode can be specified bit-wise	е.	110,100
P102, 103	If used as an input port, an on-chip pull-up	resistor can be connected by software.	_
P120 to P127	Port 12.		RTP0 to RTP7
	8-bit input/output port.		
	Input/output mode can be specified bit-wise	э.	
	If used as an input port, an on-chip pull-up	resistor can be connected by software.	
P130, P131	Port 13.		ANO0, ANO1
	2-bit input/output port.		
	Input/output mode can be specified bit-wise		
	If used as an input port, an on-chip pull-up	resistor can be connected by software.	

6.2 Port Configuration

A port consists of the following hardware:

Table 6-3. Port Configuration

Item	Configuration
Control register	Port mode register (PMm: m = 0 to 3, 6, 7, 9, 10, 12, 13)
	Pull-up resistor option register (PUOH, PUOL)
Port	Total: 61 (input: 2, input/output: 59)
Pull-up resistor	Total: 51 (controlled by software)

6.2.1 Port 0

Port 0 is an 8-bit input/output port with output latch. P01 to P06 pins can specify the input mode/output mode in 1-bit units with the port mode register 0 (PM0). P00 and P07 pins are input-only ports. When P01 to P06 pins are used as input ports, an on-chip pull-up resistor can be used in 6-bit units with a pull-up resistor option register L (PUOL).

This port can also function as an external interrupt request input, external count clock input to the timer and crystal connection for subsystem clock oscillation.

RESET input sets port 0 to input mode.

Figures 6-2 and 6-3 show the block diagrams of port 0.

Caution Because port 0 also serves for external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. Thus, when the output mode is used, set the interrupt mask flag to 1.

Figure 6-2. Block Diagram of P00 and P07





Figure 6-3. Block Diagram of P01 to P06



6.2.2 Port 1

Port 1 is an 8-bit input/output port with output latch. It can specify the input mode/output mode in 1-bit units with a port mode register 1 (PM1). When P10 to P17 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 8-bit units with a pull-up resistor option register L (PUOL).

This port can also function as an A/D converter analog input.

RESET input sets port 1 to input mode.

Figure 6-4 shows the block diagram of port 1.

Caution An on-chip pull-up resistor cannot be used for pins used as A/D converter analog input.




Figure 6-4. Block Diagram of P10 to P17

PUO: Pull-up resistor option register

6.2.3 Port 2 (μPD78070A)

Port 2 is an 8-bit input/output port with output latch. P20 to P27 pins can specify the input mode/output mode in 1-bit units with the port mode register 2 (PM2). When P20 to P27 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 8-bit units with a pull-up resistor option register L (PUOL).

This port can also function as serial interface data input/output, clock input/output, automatic transmit/receive busy input, and strobe output.

RESET input sets port 2 to input mode.

Figures 6-5 and 6-6 show the block diagram of port 2.

- Cautions 1. When used as a serial interface, set the input/output and output latch according to its functions. For the setting method, refer to Figure 17-4. Serial Operating Mode Register 0 Format and Figure 19-3. Serial Operating Mode Register 1 Format.
 - 2. When reading the pin state in SBI mode, set PM2n bit of PM2 to 1 (n = 5, 6) (Refer to the description of (10) Judging method of busy state of slave in 17.4.3 SBI mode operation).





Figure 6-5. Block Diagram of P20, P21, P23 to P26

PUO: Pull-up resistor option register

Figure 6-6. Block Diagram of P22 and P27



6.2.4 Port 2 (μPD78070AY)

Port 2 is an 8-bit input/output port with output latch. P20 to P27 pins can specify the input mode/output mode in 1-bit units with the port mode register 2 (PM2). When P20 to P27 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 8-bit units with a pull-up resistor option register L (PUOL).

This port can also function as serial interface data input/output, clock input/output, automatic transmit/receive busy input, and strobe output.

RESET input sets port 2 to input mode.


Figures 6-7 and 6-8 show the block diagram of port 2.

Caution When used as a serial interface, set the input/output and output latch according to its functions.

For the setting method, refer to Figure 18-4. Serial Operating Mode Register 0 Format and Figure


19-3. Serial Operating Mode Register 1 Format.

Figure 6-7. Block Diagram of P20, P21, P23 to P26



PUO: Pull-up resistor option register

Figure 6-8. Block Diagram of P22 and P27



6.2.5 Port 3


Port 3 is an 8-bit input/output port with output latch. P30 to P37 pins can specify the input mode/output mode in 1-bit units with the port mode register 3 (PM3). When P30 to P37 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 8-bit units with a pull-up resistor option register L (PUOL).

This port can also function as timer input/output, clock output and buzzer output.

RESET input sets port 3 to input mode.

Figure 6-9 shows the block diagram of port 3.

Figure 6-9. Block Diagram of P30 to P37



PUO: Pull-up resistor option register

6.2.6 Port 6

Port 6 is a 5-bit input/output port with output latch. Pins P60 to P63 and P66 can specify the input mode/output mode in 1-bit units with the port mode register 6 (PM6).

When pin P66 is used as an input port, an on-chip pull-up resistor can be used in 5-bit units with a pull-up resistor option register L (PUOL).

P60 to P63 pins can drive LEDs directly.

This port can also function as the external wait signal output to external memory.

RESET input sets port 6 to input mode.

Figures 6-10 and 6-11 show the block diagrams of port 6.

Caution When external wait is not used, P66 can be used as an input/output port.




Figure 6-10. Block Diagram of P60 to P63

WRPUO
PUO6
RD
WRPORT
Output Latch
(P66)
Pe66WAIT

Figure 6-11. Block Diagram of P66

6.2.7 Port 7

Port 7 is a 3-bit input/output port with output latch. P70 to P72 pins can specify the input mode/output mode in 1-bit units with the port mode register 7 (PM7). When P70 to P72 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 3-bit units with a pull-up resistor option register L (PUOL).

This port can also function as include serial interface channel 2 data input/output and clock input/output.

RESET input sets port 7 to input mode.

Figures 6-12 and 6-13 show the block diagrams of port 7.

Caution When used as a serial interface, set the input/output and output latch according to its functions. For the setting method, refer to Table 20-2. Serial Interface Channel 2 Operating Mode Setting.

WRPORT Output Latch (P70)

PH70

PH70

PH70


PH70

PH70

Figure 6-12. Block Diagram of P70

PUO: Pull-up resistor option register

Figure 6-13. Block Diagram of P71 and P72



6.2.8 Port 9

Port 9 is a 7-bit input/output port with output latch. P90 to P96 pins can specify the input mode/output mode in 1-bit units with the port mode register 9 (PM9).

When pins P94 to P96 are used as the input ports, an on-chip pull-up resistor can be used in 3-bit units with a pull-up resistor option register H (PUOH).

RESET input sets port 9 to input mode.

Figures 6-14 and 6-15 show the block diagrams of port 9.

Selector

WRPORT

Output Latch
(P90 to P93)

PM90 to PM93

Figure 6-14. Block Diagram of P90 to P93




Figure 6-15. Block Diagram of P94 to P96

6.2.9 Port 10


Port 10 is a 4-bit input/output port with output latch. P100 to P103 pins can specify the input mode/output mode in 1-bit units with the port mode register 10 (PM10). When P100 to P103 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 4-bit units with a pull-up resistor option register H (PUOH).

This port can also function as the timer input/output.

RESET input sets port 10 to input mode.

Figures 6-16 and 6-17 show the block diagrams of port 10.

Figure 6-16. Block Diagram of P100 and P101



PUO: Pull-up resistor option register




Figure 6-17. Block Diagram of P102 and P103

6.2.10 Port 12

Port 12 is an 8-bit input/output port with output latch. The P120 to P127 pins can specify the input mode/output mode in 1-bit units with the port mode register 12 (PM12). When the P120 to P127 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 8-bit units with a pull-up resistor option register H (PUOH).

This port can also function as real-time output.

RESET input sets port 12 to input mode.

Figure 6-18 shows the block diagram of port 12.

PUO12
RD
WRPORT
WRPORT
Output Latch
(P120 to P127)

WRPM
PM120 to PM127

Figure 6-18. Block Diagram of P120 to P127

PUO: Pull-up resistor option register

6.2.11 Port 13

Port 13 is a 2-bit input/output port with output latch. The P130 and P131 pins can specify the input mode/output mode in 1-bit units with the port mode register 13 (PM13). When the P130 and P131 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 2-bit units with a pull-up resistor option register H (PUOH).

This port can also function as the D/A converter analog output.

RESET input sets port 13 to input mode.

Figure 6-19 shows the block diagram of port 13.

Caution When only either one of the D/A converter channels is used with AVREF1 < VDD, the other pins that are not used as analog outputs must be set as follows:

- Set PM13× bit of the port mode register 13 (PM13) to 1 (input mode) and connect the pin to Vss.
- Set PM13× bit of the port mode register 13 (PM13) to 0 (output mode) and the output latch to 0, to output low level from the pin.

WRPUO
PUO13
RD
P-ch
Selector
WRPORT
Output Latch
(P130, P131)
WRPM
PM130, PM131

Figure 6-19. Block Diagram of P130 and P131

PUO: Pull-up resistor option register

6.3 Port Function Control Registers

The following two types of registers control the ports.

- Port mode registers (PM0 to PM3, PM6, PM7, PM9, PM10, PM12, PM13)
- Pull-up resistor option register (PUOH, PUOL)

(1) Port mode registers (PM0 to PM3, PM6, PM7, PM9, PM10, PM12, PM13)

These registers are used to set port input/output in 1-bit units.

PM0 to PM3, PM6, PM7, PM9, PM10, PM12, and PM13 are independently set with a 1-bit or 8-bit memory manipulation instruction

RESET input sets registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch according to Table 6-4.

Cautions 1. Pins P00 and P07 are input-only pins.

2. As port 0 has an alternate function as external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. When the output mode is used, therefore, the interrupt mask flag should be set to 1 beforehand.

Table 6-4. Port Mode Register and Output Latch Settings when Using Alternate Function

Din Nome	Alternate	Function	PM××	P××	Din Nome	Alternate F	unction	PM××	Pxx
Pin Name	Name	Input/Output	PIVIXX	PXX	Pin Name	Name	Input/Output	PIVIXX	
P00	INTP0	Input	1 (Fixed)	None	P36	BUZ	Output	0	0
	TI00	Input	1 (Fixed)	None	P66	WAIT	Input	X ^{No}	te 2
P01	INTP1	Input	1	×	P100	TI5	Input	1	×
	TI01	Input	1	×		TO5	Output	0	0
P02 to P06	INTP2 to INTP6	Input	1	×	P101	TI6	Input	1	×
P07 ^{Note 1}	XT1	Input	1 (Fixed)	None		TO6	Output	0	0
P10 to P17Note 1	ANI0 to ANI7	Input	1	×	P120 to P127	RTP0 to RTP7	Output	0	Don't
P30 to P32	TO0 to TO2	Output	0	0					care
P33, P34	TI1, TI2	Input	1	×	P130, P131Note 1	ANO0, ANO1	Output	1	×
P35	PCL	Output	0	0					

- **Notes** 1. If these ports are read out when these pins are used in the alternative function mode, undefined values are read.
 - 2. When the P66 pin is used for alternate function, set the function with the memory extension mode register (MM).

Cautions 1. When not using external wait, the P66 pin can be used as an I/O port.

2. When port 2 and port 7 are used for serial interface, the I/O latch or output latch must be set according to its function. For the setting methods, see Figure 17-4. Serial Operation Mode Register 0 Format, Figure 18-4. Serial Operation Mode Register 0 Format, Figure 19-3. Serial Operation Mode Register 1 Format, and Table 20-2. Operating Mode Setting for Serial Interface Channel 2.

 $\textbf{Remark} \quad \times \qquad : \ \, \text{don't care}$

PMxx: Port mode register Pxx: Port output latch

Figure 6-20. Port Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Addr	ess	After Reset	R/W	
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	1	FF2	ОН	FFH	R/W	
				I		I							
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF2	:1H	FFH	R/W	
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF2	2H	FFH	R/W	
			I	ı			ı						
РМ3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FF2	3H	FFH	R/W	
PM6	1	PM66	1	1	PM63	PM62	PM61	PM60	FF2	6H	FFH	R/W	
PM7	1	1	1	1	1	PM72	PM71	PM70	FF2	:7H	FFH	R/W	
PM9	1	PM96	PM95	PM94	PM93	PM92	PM91	PM90	FF2	9H	FFH	R/W	
١													
PM10	1	1	1	1	PM103	PM102	PM101	PM100	FF2	АН	FFH	R/W	
DMAG	DN4407	DM400	DM405	DM404	DM400	DN4400	DN404	D14400		011		5.44	
PM12	PM127	PIVI126	PM125	PIVI124	PM123	PM122	PM121	PM120	FF2	СН	FFH	R/W	
PM13	1	1	1	1	1	1	PM131	PM130	FF2	DH	FFH	R/W	
										Desa Dia	La a cot/Ocota cot	Mada Calastian	
									PMmn			Mode Selection 12, 13 : n = 0 to 7)	
									0	Output m	node (output b	ouffer ON)	
									1 Input mode (output buffer OFF)				

(2) Pull-up resistor option register (PUOH, PUOL)

This register is used to set whether to use an internal pull-up resistor at each port or not. A pull-up resistor is internally used at bits which are set to the input mode at a port where on-chip pull-up resistor use has been specified with PUOH, PUOL. No on-chip pull-up resistors can be used to the bits set to the output mode or to the bits used as an analog input pin, irrespective of PUOH or PUOL setting.

PUOH and PUOL are set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Cautions 1. P00, P07, P60 to P63, and P90 to P93 pins do not incorporate a pull-up resistor.

2. When port 1 or P66 pin is used as alternate-function pin, an on-chip pull-up resistor cannot be used even if 1 is set in PUOm bit of PUOL (m = 1, 6).

After Symbol 7 6 <5> <4> 3 <2> <1> 0 Address Reset R/W PUOH 0 PU013 PU012 0 PUO10 PUO9 FFF3H 00H R/W 0 <7> <6> 5 <3> <2> 4 <1> <0> **PUOL** PUO7 PUO6 0 PUO3 PUO2 PUO1 PUO0 FFF7H 00H R/W Pm Internal Pull-up Resistor Selection PUOm (m = 0 to 3, 6, 7, 9, 10, 12, 13)Internal pull-up resistor not used 0 1 Internal pull-up resistor used

Figure 6-21. Pull-up Resistor Option Register Format

Caution Bits 0, 3, 6, 7 of PUOH and bits 4, 5 of PUOL should be set to 0.

6.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

6.4.1 Writing to input/output port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is OFF, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

Caution In the case of 1-bit memory manipulation instruction, although a single bit is manipulated the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.

6.4.2 Reading from input/output port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

6.4.3 Operations on input/output port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

The output latch contents are undefined, but since the output buffer is OFF, the pin status does not change.

Caution In the case of 1-bit memory manipulation instruction, although a single bit is manipulated the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.

CHAPTER 7 CLOCK GENERATOR

7.1 Clock Generator Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following two types of system clock oscillators are available.

(1) Main system clock oscillator

This circuit oscillates at frequencies of 1 to 5.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

(2) Subsystem clock oscillator

The circuit oscillates at a frequency of 32.768 kHz. Oscillation cannot be stopped. If the subsystem clock oscillator is not used, not using the internal feedback resistance can be set by the processor clock control register (PCC). This enables to decrease power consumption in the STOP mode.


7.2 Clock Generator Configuration

The clock generator consists of the following hardware.

Table 7-1. Clock Generator Configuration

Item	Configuration
Control register	Processor clock control register (PCC)
	Oscillation mode selection register (OSMS)
Oscillator	Main system clock oscillator
	Subsystem clock oscillator

Figure 7-1. Block Diagram of Clock Generator



7.3 Clock Generator Control Register

The clock generator is controlled by the following two registers:

- Processor clock control register (PCC)
- Oscillation mode selection register (OSMS)

(1) Processor clock control register (PCC)

The PCC selects a CPU clock and the division ratio, determines whether to make the main system clock oscillator operate or stop, and enables or disables the subsystem clock oscillator internal feedback resistor. The PCC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets the PCC to 04H.

Figure 7-2. Subsystem Clock Feedback Resistor




Figure 7-3. Processor Clock Control Register Format

Symbol	<7>	<6>	<5>	<4>	3	2	1	0	Address	After Reset	R/W
PCC	мсс	FRC	CLS	css	0	PCC2	PCC1	PCC0	FFFBH	04H	R/W ^{Note 1}

R/W	CSS PC	PCC2	PCC1	PCC0	CPU Clock (fcpu) Selection		
1011		1 002				MCS = 1	MCS = 0
		0	0	0	fxx	fx	f _x /2
		0	0	1	fxx/2	f _x /2	f _x /2 ²
	0	0	1	0	fxx/2 ²	f _x /2 ²	f _x /2 ³
		0	1	1	fxx/2 ³	f _x /2 ³	fx/2 ⁴
		1	0	0	fxx/2 ⁴	f _x /2 ⁴	f _x /2 ⁵
	1	0	0	0	fxт/2		
		0	0	1			
		0	1	0			
		0	1	1			
		1	0	0			
	Other than above			е	Setting prohibite	ed	

R	CLS	CPU Clock Status
	0	Main system clock
	1	Subsystem clock

R/W	FRC	Subsystem Clock Feedback Resistor Selection		
	0 Internal feedback resistor used			
Internal feedback resistor not used		Internal feedback resistor not used		

R/W	МСС	Main System Clock Oscillation Control ^{Note 2}		
	0 Oscillation possible			
	1 Oscillation stopped			

Notes 1. Bit 5 is a read-only bit.

2. When the CPU is operating on the subsystem clock, MCC should be used to stop the main system clock oscillation. A STOP instruction should not be used.

Caution Bit 3 must be set to 0.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency3. fxT : Subsystem clock oscillation frequency

4. MCS: Bit 0 of oscillation mode selection register (OSMS)

The fastest instruction of the μ PD78070A and 78070AY can be executed in two clocks of the CPU clock. The relationship between the CPU clock (fc_{PU}) and the minimum instruction execution time is shown in Table 7-2.

Table 7-2. Relationship between CPU Clock and Minimum Instruction Execution Time

CPU Clock (fcpu)	Minimum Instruction Execution Time: 2/fcpu
fx	0.4 μs
fx/2	0.8 μs
fx/2 ²	1.6 μs
fx/2 ³	3.2 μs
fx/2 ⁴	6.4 μs
fx/2 ⁵	12.8 μs
fхт/2	122 μs

fx = 5.0 MHz, fxT = 32.768 kHz

 f_X : Main system clock oscillation frequency f_{XT} : Subsystem clock oscillation frequency


(2) Oscillation mode selection register (OSMS)

This register specifies whether the clock output from the main system clock oscillator without passing through the scaler is used as the main system clock, or the clock output via the scaler is used as the main system clock.

OSMS is set with 8-bit memory manipulation instruction.

RESET input sets OSMS to 00H.


Figure 7-4. Oscillation Mode Selection Register Format



Caution As shown in Figure 7-5 below, writing data (including same data as previous) to OSMS cause delay of main system clock cycle up to 2/fx during the write operation. Therefore, if this register is written during the operation, in peripheral hardware which operates with the main system clock, a temporary error occurs in the count clock cycle of timer, etc. In addition, because the oscillation mode is changed by this register, the clocks for peripheral hardware as well as that for the CPU are switched.

Therefore, writing to OSMS should be performed only immediately after reset signal release and before peripheral hardware operation starts.

Figure 7-5. Main System Clock Waveform due to Writing to OSMS



Remark fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency

7.4 System Clock Oscillator


7.4.1 Main system clock oscillator

The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator (standard: 5.0 MHz) connected to the X1 and X2 pins.

External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the X1 pin and an anti-phase clock signal to the X2 pin.

Figure 7-6 shows an external circuit of the main system clock oscillator.

Figure 7-6. External Circuit of Main System Clock Oscillator



Caution Do not execute the STOP instruction or do not set MCC (bit 7 of the processor clock control register (PCC)) to 1 if an external clock is used. This is because the X2 pin is connected to VDD via a pull-up resistor.


7.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.

External clocks can be input to the subsystem clock oscillator. In this case, input a clock signal to the XT1 pin and an anti-phase clock signal to the XT2 pin.

Figure 7-7 shows an external circuit of the subsystem clock oscillator.

Figure 7-7. External Circuit of Subsystem Clock Oscillator



Cautions 1. When using a main system clock oscillator and a subsystem clock oscillator, carry out wiring in the broken-line area in Figures 7-6 and 7-7 as follows to prevent any effects from wiring capacities.

- · Minimize the wiring length.
- Do not allow wiring to intersect with other signal conductors. Do not allow wiring to come near abruptly changing high current.
- Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present.
- · Do not fetch signals from the oscillator.


Take special note of the fact that the subsystem clock oscillator is a circuit with low-level amplification so that current consumption is maintained at low levels.

Figure 7-8 shows examples of oscillator having bad connection.


Figure 7-8. Examples of Oscillator with Bad Connection (1/2)

(a) Wiring of connection circuits is too long

(b) A signal line crosses over oscillation circuit lines




- (c) Changing high current is too near a signal conductor
- (d) Current flows through the grounding line of the oscillator (potential at points A, B, and C fluctuate)




Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Further, insert resistors in series on the XT2 side.

Figure 7-8. Examples of Oscillator with Bad Connection (2/2)

(e) Signals are fetched



(f) Signal conductors of the main and subsystem clock are parallel and near each other



Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Further, insert resistors in series on the XT2 side.

Cautions 2. In Figure 7-8 (f), XT2 and X1 are wired in parallel. Thus, the cross-talk noise of X1 may increase with XT2, resulting in malfunctioning. To prevent that from occurring, it is recommended to wire XT2 and X1 so that they are not in parallel.

7.4.3 Divider

The divider generates various clocks by dividing the main system clock oscillator output (fxx).

7.4.4 When no subsystem clocks are used

If it is not necessary to use subsystem clocks for low power consumption operations and clock operations, connect the XT1 and XT2 pins as follows.

★ XT1: Connect to VDD

XT2: Open

In this state, however, some current may leak via the internal feedback resistor of the subsystem clock oscillator when the main system clock stops. To minimize leakage current, set bit 6 (FRC) of the processor clock control register (PCC) so that the above internal feedback resistor is not used. In this case also, connect the XT1 and XT2 pins as described above.

7.5 Clock Generator Operations

The clock generator generates the following various types of clocks and controls the CPU operating mode including the standby mode.

- Main system clock fxx
- Subsystem clock fxT
- CPU clock fcpu
- · Clock to peripheral hardware

The following clock generator functions and operations are determined with the processor clock control register (PCC) and the oscillation mode selection register (OSMS).

- (a) Upon generation of $\overline{\text{RESET}}$ signal, the lowest speed mode of the main system clock (12.8 μ s when operated at 5.0 MHz) is selected (PCC = 04H, OSMS = 00H). Main system clock oscillation stops while low level is applied to $\overline{\text{RESET}}$ pin.
- (b) With the main system clock selected, one of the five CPU clock stages (fxx, fxx/2, fxx/2³, fxx/2³ or fxx/2⁴) can be selected by setting the PCC and OSMS.
- (c) With the main system clock selected, two standby modes, the STOP and HALT modes, are available. In a system which is not using the subsystem clock, the current consumption in the STOP mode can be reduced further by setting bit 6 (FRC) of the PCC so as not to use the on-chip feedback resistor.
- (d) The PCC can be used to select the subsystem clock and to operate the system with low current consumption (122 μ s when operated at 32.768 kHz).
- (e) With the subsystem clock selected, main system clock oscillation can be stopped with the PCC. The HALT mode can be used. However, the STOP mode cannot be used. (Subsystem clock oscillation cannot be stopped.)
- (f) The main system clock is divided and supplied to the peripheral hardware. The subsystem clock is supplied to 16-bit timer/event counter, the watch timer, and clock output functions only. Thus, 16-bit timer/event counter (when selecting watch timer output for count clock operating with subsystem clock), the watch function, and the clock output function can also be continued in the standby state. However, since all other peripheral hardware operate with the main system clock, the peripheral hardware also stops if the main system clock is stopped. (Except external input clock operation)


7.5.1 Main system clock operations

When operated with the main system clock (with bit 5 (CLS) of the processor clock control register (PCC) set to 0), the following operations are carried out by PCC setting.

- (a) Because the operation guarantee instruction execution speed depends on the power supply voltage, the minimum instruction execution time can be changed by bits 0 to 2 (PCC0 to PCC2) of the PCC.
- (b) If bit 7 (MCC) of the PCC is set to 1 when operated with the main system clock, the main system clock oscillation does not stop. When bit 4 (CSS) of the PCC is set to 1 and the operation is switched to subsystem clock operation (CLS = 1) after that, the main system clock oscillation stops (see **Figure 7-9**).

Figure 7-9. Main System Clock Stop Function (1/2)





(b) Operation when MCC is set in case of main system clock operation





Figure 7-9. Main System Clock Stop Function (2/2)

(c) Operation when CSS is set after setting MCC with main system clock operation



7.5.2 Subsystem clock operations

When operated with the subsystem clock (with bit 5 (CLS) of the processor clock control register (PCC) set to 1), the following operations are carried out.

- (a) The minimum instruction execution time remains constant (122 μ s when operated at 32.768 kHz) irrespective of bits 0 to 2 (PCC0 to PCC2) of the PCC.
- (b) Watchdog timer counting stops.

Caution Do not execute the STOP instruction while the subsystem clock is in operation.

7.6 Changing System Clock and CPU Clock Settings

7.6.1 Time required for switchover between system clock and CPU clock

The system clock and CPU clock can be switched over by means of bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

The actual switchover operation is not performed directly after writing to the PCC, but operation continues on the pre-switchover clock for several instructions (see **Table 7-3**).

Determination as to whether the system is operating on the main system clock or the subsystem clock is performed by bit 5 (CLS) of the PCC register.

Set Values after Switchover Set Values before Switchover MCS | CSS | PCC2 | PCC1 | PCC0 | CSS | PCC2|PCC1|PCC0 | CSS | PCC2|PCC1|PCC1|PCC0 | CSS | PCC2|PCC1|PCC1|PCC0 | CSS | PCC2|PCC1|PCC0 | CSS | PCC2|PCC1|PCC0 | CS 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 8 instructions 4 instructions | 2 instructions | 1 instruction 1 instruction 4 instructions | 2 instructions | 1 instruction 0 0 16 instructions 1 instruction 0 1 0 16 instructions | 8 instructions 2 instructions | 1 instruction 1 instruction 1 16 instructions 8 instructions | 4 instructions 1 instruction 1 instruction 16 instructions | 8 instructions | 4 instructions | 2 instructions 1 instruction fx/2fxT instruction | fx/4fxT instruction | fx/8fxT instruction | fx/16fxT instruction | fx/32fxT instruction 1 1 X (77 instructions) (39 instructions) (20 instructions) (10 instructions) (5 instructions) 0 fx/4fxT instruction fx/8fxT instruction fx/16fxT instruction fx/32fxT instruction fx/64fxT instruction (39 instructions) (20 instructions) (10 instructions) (5 instructions) (3 instructions)

Table 7-3. Maximum Time Required for CPU Clock Switchover

Caution Selection of the CPU clock cycle scaling factor (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be performed simultaneously. Simultaneous setting is possible, however, for selection of the CPU clock cycle scaling factor (PCC0 to PCC2) and switchover from the subsystem clock to the main system clock (changing CSS from 1 to 0).

Remarks 1. One instruction is the minimum instruction execution time with the pre-switchover CPU clock.

2. Figures in parentheses apply to operation with fx = 5.0 MHz and fxT = 32.768 kHz.

7.6.2 System clock and CPU clock switching procedure

This section describes switching procedure between system clock and CPU clock.

 V_{DD} RESET Interrupt Request Signal fxx fxx fxT fxx System Clock **CPU Clock** Maximum Speed Minimum Subsystem Clock High-speed Speed Operation Operation Operation Operation Wait (26.2 ms: 5.0 MHz)

Figure 7-10. System Clock and CPU Clock Switching

(1) The CPU is reset by setting the RESET signal to low level after power-on. After that, when reset is released by setting the RESET signal to high level, main system clock starts oscillation. At this time, oscillation stabilization time (2¹⁷/fx) is secured automatically. After that, the CPU starts executing the instruction at the minimum speed of the main system clock (12.8 μs when operated at 5.0 MHz).

Internal Reset Operation

- (2) After the lapse of a sufficient time for the V_{DD} voltage to increase to enable operation at maximum speeds, the processor clock control register (PCC) and oscillation mode selection register (OSMS) are rewritten and the maximum-speed operation is carried out.
- (3) Upon detection of a decrease of the V_{DD} voltage due to an interrupt request signal, the main system clock is switched to the subsystem clock (which must be in an oscillation stable state).
- (4) Upon detection of V_{DD} voltage reset due to an interrupt request signal, 0 is set to bit 7 (MCC) of PCC and oscillation of the main system clock is started. After the lapse of time required for stabilization of oscillation, the PCC and OSMS are rewritten and the maximum-speed operation is resumed.

Caution When subsystem clock is being operated while main system clock was stopped, if switching to the main system clock is made again, be sure to switch after securing oscillation stable time by software.

[MEMO]

CHAPTER 8 16-BIT TIMER/EVENT COUNTER

\star 8.1 Outline of Timers Incorporated into μ PD78070A and 78070AY

This chapter explains the 16-bit timer/event counter. First of all, the timers incorporated into the μ PD78070A and 78070AY and other related parts are outlined below.

(1) 16-bit timer/event counter (TM0)

The TM0 can be used for an interval timer, PWM output, pulse widths measurement (infrared ray remote control receive function), external event counter, square wave output of any frequency or one-shot pulse output.

(2) 8-bit timers/event counters 1 and 2 (TM1 and TM2)

TM1 and TM2 can be used to serve as an interval timer and an external event counter and to output square waves with any selected frequency. Two 8-bit timer/event counters can be used as one 16-bit timer/event counter (See CHAPTER 9 8-BIT TIMER/EVENT COUNTERS 1 AND 2).

(3) 8-bit timer/event counters 5 and 6 (TM5 and TM6)

TM5 and TM6 can be used to serve as an interval timer and external event counter and to output any frequency square waves. These cannot be used as 16-bit timer/event counters (See CHAPTER 10 8-BIT TIMER/EVENT COUNTER 5 AND 6).

(4) Watch timer (TM3)

This timer can set a flag every 0.5 sec. and simultaneously generates interrupt requests at the preset time intervals (See **CHAPTER 11 WATCH TIMER**).

(5) Watchdog timer (WDTM)

WDTM can perform the watchdog timer function or generate non-maskable interrupt requests, maskable interrupt requests and RESET at the preset time intervals (See CHAPTER 12 WATCHDOG TIMER).

(6) Clock output control circuit

This circuit supplies other devices with the divided main system clock and the subsystem clock (See **CHAPTER** 13 **CLOCK OUTPUT CONTROL CIRCUIT**).

(7) Buzzer output control circuit

This circuit outputs the buzzer frequency obtained by dividing the main system clock (See **CHAPTER** 14 BUZZER OUTPUT CONTROL CIRCUIT).

Table 8-1. Timer/Event Counter Operations

		16-bit timer/ event counter		8-bit timer/event counters 5 and 6	Watch timer	Watchdog timer
Operation	Interval timer	2 channels ^{Note 3}	2 channels	2 channels	1 channel ^{Note 1}	1 channel ^{Note 2}
mode	External event counter	√	√	√	_	_
Function	Timer output	√	√	√	_	_
	PWM output	√	_	√	_	_
	Pulse width measurement	V	_	_	_	_
	Square-wave output	V	√	V		_
	One-shot pulse output	V	_	_	_	_
	Interrupt request	V	√	√	V	V
	Test input	_	_	_	V	_

- **Notes 1.** The watch timer can perform both watch timer and interval timer functions at the same time.
 - 2. The watchdog timer can perform either the watchdog timer function or the interval timer function.
 - 3. When capture/compare registers (CR00, CR01) are specified as compare registers.

8.2 16-bit Timer/Event Counter Functions

The 16-bit timer/event counter (TM0) has the following functions.

- Interval timer
- PWM output
- · Pulse width measurement
- · External event counter
- Square-wave output
- · One-shot pulse output

TM0 can perform both PWM output and pulse width measurement at the same time.

(1) Interval timer

TM0 generates interrupt requests at the preset time interval.

Table 8-2. 16-bit Timer/Event Counter Interval Times

Minimum Ir	nterval Time	Maximum Ir	nterval Time	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0	
2 × TI00 i	nput cycle	2 ¹⁶ × TI00	input cycle	TI00 input	edge cycle	
	2 × 1/fx		$2^{16} \times 1/f_X$		1/fx	
_	(400 ns)	_	(13.1 ms)	_	(200 ns)	
2 × 1/fx	$2^2 \times 1/f_X$	$2^{16} \times 1/f_X$	$2^{17} \times 1/f_X$	1/fx	2 × 1/fx	
(400 ns)	(800 ns)	(13.1 ms)	(26.2 ms)	(200 ns)	(400 ns)	
$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	2 ¹⁷ × 1/fx	$2^{18} \times 1/f_X$	2 × 1/fx	$2^2 \times 1/f_X$	
(800 ns)	(1.6 μs)	(26.2 ms)	(52.4 ms)	(400 ns)	(800 ns)	
$2^3 \times 1/f_X$	$2^4 \times 1/f_X$	$2^{18} \times 1/f_X$	2 ¹⁹ × 1/fx	$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	
(1.6 μs)	(3.2 μs)	(52.4 ms)	(104.9 ms)	(800 ns)	(1.6 μs)	
2 × watch time	er output cycle	2 ¹⁶ × watch tim	er output cycle	Watch timer output edge cycle		

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

3. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) PWM output

TM0 can generate 14-bit resolution PWM output.

(3) Pulse width measurement

TM0 can measure the pulse width of an externally input signal.

(4) External event counter

TM0 can measure the number of pulses of an externally input signal.

(5) Square-wave output

TM0 can output a square wave with any selected frequency.

Table 8-3. 16-bit Timer/Event Counter Square-wave Output Ranges

Minimum F	ulse Width	Maximum F	Pulse Width	Resolution		
MCS = 1	MCS = 1 MCS = 0		MCS = 1 MCS = 0		MCS = 0	
2 × TI00 i	nput cycle	2 ¹⁶ × TI00	input cycle	TI00 input	edge cycle	
_	2 × 1/fx		$2^{16} \times 1/fx$		1/fx	
	(400 ns)		(13.1 ms)		(200 ns)	
2 × 1/fx	$2^2 \times 1/f_X$	$2^{16} \times 1/f_X$	$2^{17} \times 1/f_X$	1/fx	2 × 1/fx	
(400 ns)	(800 ns)	(13.1 ms)	(26.2 ms)	(200 ns)	(400 ns)	
$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	$2^{17} \times 1/f_X$	$2^{18} \times 1/f_X$	2 × 1/fx	$2^2 \times 1/f_X$	
(800 ns)	(1.6 μs)	(26.2 ms)	(52.4 ms)	(400 ns)	(800 ns)	
$2^3 \times 1/f_X$	$2^4 \times 1/f_X$	$2^{18} \times 1/f_X$	2 ¹⁹ × 1/f _X	$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	
(1.6 <i>μ</i> s)	(1.6 μ s) (3.2 μ s)		(52.4 ms) (104.9 ms)		(1.6 μs)	
2 × watch time	er output cycle	$2^{16} imes ext{watch tim}$	er output cycle	Watch timer output edge cycle		

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

3. Figures in parentheses apply to operation with fx = 5.0 MHz.

(6) One-shot pulse output

TM0 is able to output one-shot pulse which can set any width of output pulse.

8.3 16-bit Timer/Event Counter Configuration

The 16-bit timer/event counter consists of the following hardware.

Table 8-4. 16-bit Timer/Event Counter Configuration

Item	Configuration		
Timer register	16 bits × 1 (TM0)		
Register	Capture/compare register: 16 bits × 2 (CR00, CR01)		
Timer output	1 (TO0)		
	Timer clock select register 0 (TCL0)		
	16-bit timer mode control register (TMC0)		
	Capture/compare control register 0 (CRC0)		
Control register	16-bit timer output control register (TOC0)		
	Port mode register 3 (PM3)		
	External interrupt mode register 0 (INTM0)		
	Sampling clock select register (SCS) ^{Note}		

Note Refer to Figure 22-1. Basic Configuration of Interrupt Function.




Figure 8-1. 16-bit Timer/Event Counter Block Diagram

Notes 1. Edge detection circuit

2. The configuration of the 16-bit timer/event counter output control circuit is shown in Figure 8-2.




Figure 8-2. 16-bit Timer/Event Counter Output Control Circuit Block Diagram

Remark The circuitry enclosed by the dotted line is the output control circuit.

(1) Capture/compare register 00 (CR00)

CR00 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC00) of capture/compare control register 0 (CRC0).

When CR00 is used as a compare register, the value set in the CR00 is constantly compared with the 16-bit timer register (TM0) count value, and an interrupt request (INTTM00) is generated if they match. It can also be used as the register which holds the interval time when TM0 is set to interval timer operation, and as the register which sets the pulse width when TM0 is set to PWM output operation.

When CR00 is used as a capture register, it is possible to select the valid edge of the INTP0/TI00 pin or the INTP1/TI01 pin as the capture trigger. Setting of the INTP0/TI00 or INTP1/TI01 valid edge is performed by means of external interrupt mode register 0 (INTM0).

If CR00 is specified as a capture register and capture trigger is specified to be the valid edge of the INTP0/ TI00 pin, the situation is as shown in the following table.

ES11	ES10	INTP0/TI00 Pin Valid Edge	CR00 Capture Trigger Valid Edge			
0	0	Falling edge	Rising edge			
0	1	Rising edge	Falling edge			
1	0	Setting prohibited				
1	1	Both rising and falling edges	No capture operation			

Table 8-5. INTP0/TI00 Pin Valid Edge and CR00 Capture Trigger Valid Edge

CR00 is set by a 16-bit memory manipulation instruction.

After RESET input, the value of CR00 is undefined.

- **★** Cautions 1. Set the PWM data (14 bits) to the higher 14 bits of CR00 and set 00 to the lower 2 bits.
 - 2. Set values other than 0000H to CR00. Therefore, when used as an event counter, 1-pulse count operation cannot be executed.
 - 3. When the value after CR00 is changed is smaller than the 16-bit timer register (TM0) value, TM0 continues to count, overflows, and resumes counting from zero. Therefore, when the value after CR00 is changed (M) is smaller than the value before CR00 is changed (N), it is necessary to restart the timer after changing CR00.

(2) Capture/compare register 01 (CR01)

CR01 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC02) of capture/compare control register 0 (CRC0).

When CR01 is used as a compare register, the value set in the CR01 is constantly compared with the 16-bit timer register (TM0) count value, and an interrupt request (INTTM01) is generated if they match.

When CR01 is used as a capture register, it is possible to select the valid edge of the INTP0/TI00 pin as the capture trigger. Setting of the INTP0/TI00 valid edge is performed by means of external interrupt mode register 0 (INTM0).

CR01 is set with a 16-bit memory manipulation instruction.

After RESET input, the value of CR01 is undefined.

★ Caution If a valid edge of TI00/P00 pin is input while reading out CR01, CR01 does not carry out capture operation and retains the data. However, the interrupt request flag (PIF0) is set by the detection of a valid edge.

(3) 16-bit timer register (TM0)

TM0 is a 16-bit register which counts the count pulses.

TM0 is read by a 16-bit memory manipulation instruction. When TM0 is read, capture/compare register (CR01) should first be set as a capture register.

RESET input sets TM0 to 0000H.

Caution As reading of the value of TM0 is performed via CR01, the previously set value of CR01 is lost.

8.4 16-bit Timer/Event Counter Control Registers

The following seven types of registers are used to control the 16-bit timer/event counter.

- Timer clock select register 0 (TCL0)
- 16-bit timer mode control register (TMC0)
- Capture/compare control register 0 (CRC0)
- 16-bit timer output control register (TOC0)
- Port mode register 3 (PM3)
- External interrupt mode register 0 (INTM0)
- Sampling clock select register (SCS)

(1) Timer clock select register 0 (TCL0)

This register is used to set the count clock of the 16-bit timer register.

TCL0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TCL0 value to 00H.

Remark TCL0 has the function of setting the PCL output clock in addition to that of setting the count clock of the 16-bit timer register.

Figure 8-3. Timer Clock Selection Register 0 Format

 Symbol
 <7>
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 TCL0
 CLOE
 TCL06
 TCL05
 TCL04
 TCL03
 TCL02
 TCL01
 TCL00
 FF40H
 00H
 R/W

TCLO2	TCL03 TCL02		4 TCL 00		PCL Output Clock Selection					
TCL03			TCLUU		MCS = 1	MCS = 0				
0	0	0	0	fхт (32.768 kHz)						
0	1	0	1	fxx	fx (5.0 MHz)	fx/2 (2.5 MHz)				
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ² (1.25 MHz)				
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)				
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)				
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)				
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)				
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)				
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)				
Other than above			/e	Setting prohibited						

TCL06	TCI OF	TCI 04	16-Bit Timer Register Count Clock Selection						
I CLU6	TCLUS	T CLU4		MCS = 1	MCS	= 0			
0	0	0	TI00 (Valid edge s	TI00 (Valid edge specifiable)					
0	0	1	2fxx	Setting prohibited	fx	(5.0 MHz)			
0	1	0	fxx	fx (5.0 MHz)	fx/2	(2.5 MHz)			
0	1	1	fxx/2	fx/2 (2.5 MHz)	fx/2 ²	(1.25 MHz)			
1	0	0	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³	(625 kHz)			
1	1	1	Watch timer output (INTTM3)						
Other than above		bove	Setting prohibited						

CLOE	PCL Output Control
0	Output disabled
1	Output enabled

- Cautions 1. External interrupt mode register 0 (INTM0) sets the TI00/INTP0 pin valid edge, and the sampling clock selection register (SCS) selects the sampling clock frequency.
 - 2. When enabling PCL output, set TCL00 to TCL03, then set 1 in CLOE with a 1-bit memory manipulation instruction.
 - 3. To read the count value when Tl00 has been specified as the TM0 count clock, the value should be read from TM0, not from capture/compare register 01 (CR01).
 - 4. When rewriting TCL0 to other data, stop the timer operation beforehand.

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. fxT : Subsystem clock oscillation frequency

4. TI00: 16-bit timer/event counter input pin

5. TM0 : 16-bit timer register

6. MCS: Bit 0 of oscillation mode selection register (OSMS)

7. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) 16-bit timer mode control register (TMC0)

This register sets the 16-bit timer operating mode, the 16-bit timer register clear mode and output timing, and detects an overflow.

TMC0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC0 value to 00H.

Caution The 16-bit timer register starts operation when a value other than 0, 0, 0 (operation stop mode) is set in TMC01 to TMC03, respectively. Set 0, 0, 0 in TMC01 to TMC03 to stop the operation.

Figure 8-4. 16-bit Timer Mode Control Register Format

Symbol	7	6	5	4	3	2	1	<0>	Address	After Reset	R/W
TMC0	0	0	0	0	TMC03	TMC02	TMC01	OVF0	FF48H	00H	R/W

OVF0	16-bit Timer Register Overflow Detection					
0	Overflow not detected					
1	Overflow detected					

TMC03	TMC02	TMC01	Operating Mode and Clear Mode	TO0 Output Timing	Interrupt Request Generation		
0	0	0	Operation stop (TM0 cleared to 0)	No change	Not generated		
0	0	1	PWM mode (free running)	PWM pulse output	Generated when		
0	1	0	Free running mode	TM0 and CR00 match, or TM0 and CR01 match.	TM0 and CR00 match, or TM0 and CR01 match.		
0	1	1		TM0 and CR00 match, TM0 and CR01 match, or on Tl00 valid edge.			
1	0	0	Clear & start on Tl00 valid edge	TM0 and CR00 match, or TM0 and CR01 match.			
1	0	1		TM0 and CR00 match, TM0 and CR01 match, or on Tl00 valid edge			
1	1	0	Clear & start when TM0 and CR00 match	TM0 and CR00 match, or TM0 and CR01 match.			
1	1	1		TM0 and CR00 match, TM0 and CR01 match, or on Tl00 valid edge			

_

- Cautions 1. Switch the clear mode and the T00 output timing after stopping the timer operation (by setting TMC01 to TMC03 to 0, 0, 0).
 - Set the valid edge of the TI00/INTP0 pin with an external interrupt mode register 0
 (INTM0) and select the sampling clock frequency with a sampling clock select register
 (SCS).
 - 3. When using the PWM mode, set the PWM and then set data to CR00.
 - 4. If the mode is set so that the timer is cleared and starts when TM0 and CR00 match, the OVF0 flag is set to 1 when the TM0 value changes from 0FFFFH to 0000H with CR00 set to FFFFH.

Remark TO0: 16-bit timer/event counter output pin

TI00 : 16-bit timer/event counter input pin

TM0 : 16-bit timer register CR00 : Compare register 00 CR01 : Compare register 01

(3) Capture/compare control register 0 (CRC0)

This register controls the operation of the capture/compare registers (CR00, CR01). CRC0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CRC0 value to 04H.




Figure 8-5. Capture/Compare Control Register 0 Format

Cautions 1. Timer operation must be stopped before setting CRC0.

 When clear & start mode on a match between TM0 and CR00 is selected with the 16-bit timer mode control register (TMC0), CR00 should not be specified as a capture register.


(4) 16-bit timer output control register (TOC0)

This register controls the operation of the 16-bit timer/event counter output control circuit. It sets R-S type flip-flop (LV0) setting/resetting, the active level in PWM mode, inversion enabling/disabling in modes other than PWM mode, 16-bit timer/event counter timer output enabling/disabling, one-shot pulse output operation enabling/disabling, and output trigger for a one-shop pulse by software.

TOC0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TOC0 value to 00H.

Figure 8-6. 16-bit Timer Output Control Register Format



- **★** Cautions 1. Timer operation must be stopped before setting TOC0 (except OSPT).
 - 2. If LVS0 and LVR0 are read after data is set, they will be 0.
 - 3. OSPT is cleared automatically after data setting, and will therefore be 0 if read.

(5) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P30/T00 pin for timer output, set PM30 and output latch of P30 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 value to FFH.


Figure 8-7. Port Mode Register 3 Format



(6) External interrupt mode register 0 (INTM0)

This register is used to set INTP0 to INTP2 valid edges. INTM0 is set with an 8-bit memory manipulation instruction. RESET input sets INTM0 value to 00H.

Figure 8-8. External Interrupt Mode Register 0 Format



 Caution Set 0, 0, 0 to bits 1 through 3 (TMC01 through TMC03) of the 16-bit timer mode control register (TMC0) and stop the timer operation before setting the valid edges of INTP0/TI00/ P00 pins.


(7) Sampling clock select registers (SCS)

This register sets clocks which undergo clock sampling of valid edges to be input to INTP0. When remote controlled reception is carried out using INTP0, digital noise is removed with sampling clock.

SCS is set with an 8-bit memory manipulation instruction.

RESET input sets SCS value to 00H.

Figure 8-9. Sampling Clock Select Register Format



Caution $fxx/2^N$ is the clock supplied to the CPU, and $fxx/2^5$, $fxx/2^6$, and $fxx/2^7$ are clocks supplied to peripheral hardware. $fxx/2^N$ is stopped in HALT mode.

 $\textbf{Remarks} \quad \textbf{1.} \quad \textbf{N} \qquad : \ \text{Value set in bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC)}$

(N = 0 to 4)

2. fxx : Main system clock frequency (fx or fx/2)3. fx : Main system clock oscillation frequency

4. MCS: Bit 0 of oscillation mode selection register (OSMS)

5. Figures in parentheses apply to operation with fx = 5.0 MHz.

8.5 16-bit Timer/Event Counter Operations

8.5.1 Interval timer operations

Setting the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) as shown in Figure 8-10 allows operation as an interval timer. Interrupt requests are generated repeatedly using the count value set in 16-bit capture/compare register 00 (CR00) beforehand is used as the interval.


When the count value of the 16-bit timer register (TM0) matches the value set to CR00, counting continues with the TM0 value cleared to 0 and the interrupt request signal (INTTM00) is generated.

Count clock of the 16-bit timer/event counter can be selected with bits 4 to 6 (TCL04 to TCL06) of the timer clock select register 0 (TCL0).


For the operation in the case that the value of the compare register is changed during timer count operation, refer to **8.6 16-bit Timer/Event Counter Operating Precautions (3)**.

Figure 8-10. Control Register Settings for Interval Timer Operation

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.

INTTM3

2fxx
fxx/2
fxx/2
TI00/P00/INTP0 ©

INTTM00


INTTM00

INTTM00

Clear Circuit

Figure 8-11. Interval Timer Configuration Diagram





Remark Interval time = $(N + 1) \times t : N = 0001H$ to FFFFH.

Table 8-6. 16-bit Timer/Event Counter Interval Times

TCLOS	TOLOF	TCI 4	Minimum Interval Time		Maximum Ir	Maximum Interval Time		Resolution	
TCL06	TCL05	TCL4	MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0	
0	0	0	2 × TI00 i	nput cycle	2 ¹⁶ × TI00	input cycle	TI00 input	TI00 input edge cycle	
0	0	1	Setting prohibited	2 × 1/fx (400 ns)	Setting prohibited	$2^{16} \times 1/fx$ (13.1 ms)	Setting prohibited	1/fx (200 ns)	
0	1	0	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^{16} \times 1/fx$ (13.1 ms)	2 ¹⁷ × 1/fx (26.2 ms)	1/fx (200 ns)	2 × 1/fx (400 ns)	
0	1	1	2 ² × 1/fx (800 ns)	2 ³ × 1/fx (1.6 μs)	2 ¹⁷ × 1/fx (26.2 ms)	2 ¹⁸ × 1/fx (52.4 ms)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	
1	0	0	2 ³ × 1/fx (1.6 μs)	2 ⁴ × 1/fx (3.2 μs)	2 ¹⁸ × 1/fx (52.4 ms)	$2^{19} \times 1/fx$ (104.9 ms)	2 ² × 1/fx (800 ns)	2³× 1/fx (1.6 μs)	
1	1	1	2 × watch time	er output cycle	$2^{16} \times$ watch timer output cycle Watch timer output edge cycl			tput edge cycle	
Oth	er than at	oove	Setting prohibited						

Remarks 1. fx : Main system clock oscillation frequency

2. MCS : Bit 0 of oscillation mode selection register (OSMS)3. TCL04 to TCL06 : Bits 4 to 6 of timer clock selection register 0 (TCL0)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.

8.5.2 PWM output operations

Setting the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and the 16-bit timer output control register (TOC0) as shown in Figure 8-13 allows operation as PWM output. Pulses with the duty rate determined by the value set in 16-bit capture/compare register 00 (CR00) beforehand are output from the TO0/P30 pin.

Set the active level width of the PWM pulse to the high-order 14 bits of CR00. Select the active level with bit 1 (TOC01) of the 16- bit timer output control register (TOC0).

This PWM pulse has a 14-bit resolution. The pulse can be converted to an analog voltage by integrating it with an external low-pass filter (LPF). The PWM pulse has a combination of the basic cycle determined by $2^8/\Phi$ and the sub-cycle determined by $2^{14}/\Phi$ so that the time constant of the external LPF can be shortened. Count clock Φ can be selected with bits 4 to 6 (TCL04 to TCL06) of the timer clock select register (TCL0).


PWM output enable/disable can be selected with bit 0 (TOE0) of TOC0.

Cautions 1. PWM operation mode should be selected before setting CR00.


- 2. Be sure to write 0 to bits 0 and 1 of CR00.
- 3. Do not select PWM operation mode for external clock input from the TI00/P00/INTP0 pin.

Figure 8-13. Control Register Settings for PWM Output Operation


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with PWM output.

See the description of the respective control registers for details.

 \times : don't care

By integrating 14-bit resolution PWM pulses with an external low-pass filter, they can be converted to an analog voltage and used for electronic tuning and D/A converter applications, etc.

The analog output voltage (VAN) used for D/A conversion with the configuration shown in Figure 8-14 is as follows.

$$V_{AN} = V_{REF} \times \frac{\text{capture/compare register 00 (CR00) value}}{2^{16}}$$

VREF: External switching circuit reference voltage

Figure 8-14. Example of D/A Converter Configuration with PWM Output




Figure 8-15 shows an example in which PWM output is converted to an analog voltage and used in a voltage synthesizer type TV tuner.




Figure 8-15. TV Tuner Application Circuit Example


8.5.3 PPG output operations

Setting the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) as shown in Figure 8-16 allows operation as PPG (Programmable Pulse Generator) output.


In the PPG output operation, square waves are output from the TO0/P30 pin with the pulse width and the cycle that correspond to the count values set beforehand in 16-bit capture/compare register 01 (CR01) and in 16-bit capture/compare register 00 (CR00), respectively.

Figure 8-16. Control Register Settings for PPG Output Operation


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Caution Values in the following range should be set in CR00 and CR01. $0000H \leq \text{CR01} < \text{CR00} \leq \text{FFFFH}$

Remark ×: don't care

8.5.4 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI00/P00 pin and TI01/P01 pin using the bit timer register (TM0).

There are two measurement methods: measuring with TM0 used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the TI00/P00 pin.

(1) Pulse width measurement with free-running counter and one capture register


When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in Figure 8-17), and the edge specified by external interrupt mode register 0 (INTM0) is input to the TI00/P00 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTP0) is set.

Any of three edge specifications can be selected-rising, falling, or both edges-by means of bits 2 and 3 (EX10 and ES11) of INTM0.


For valid edge detection, sampling is performed at the interval selected by means of the sampling clock selection register (SCS), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 8-17. Control Register Settings for Pulse Width Measurement with Free-running Counter and One Capture Register

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

Figure 8-18. Configuration Diagram for Pulse Width Measurement by Free-running Counter





Figure 8-19. Timing of Pulse Width Measurement Operation by Free-running Counter and One Capture Register (with Both Edges Specified)



(2) Two pulse width measurements with free-running counter

When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in Figure 8-20), it is possible to simultaneously measure the pulse widths of the two signals input to the TI00/P00 pin and the TI01/P01 pin.

When the edge specified by bits 2 and 3 (ES10 and ES11) of external interrupt mode register 0 (INTM0) is input to the TI00/P00 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTP0) is set.


Also, when the edge specified by bits 4 and 5 (ES20 and ES21) of INTM0 is input to the TI01/P01 pin, the value of TM0 is taken into 16-bit capture/compare register 00 (CR00) and an external interrupt request signal (INTP1) is set.

Any of three edge specifications can be selected-rising, falling, or both edges-as the valid edges for the Tl00/P00 pin and the Tl01/P01 pin by means of bits 2 and 3 (ES10 and ES11) and bits 4 and 5 (ES20 and ES21) of INTM0, respectively.


For Tl00/P00 pin valid edge detection, sampling is performed at the interval selected by means of the sampling clock selection register (SCS), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 8-20. Control Register Settings for Two Pulse Width Measurements with Free-running Counter

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 8-21. Timing of Pulse Width Measurement Operation with Free-running Counter (with Both Edges Specified)

(3) Pulse width measurement with free-running counter and two capture registers

When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in Figure 8-22), it is possible to measure the pulse width of the signal input to the Tl00/P00 pin.

When the edge specified by bits 2 and 3 (ES10 and ES11) of external interrupt mode register 0 (INTM0) is input to the TI00/P00 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTP0) is set.

Also, on the inverse edge input of that of the capture operation into CR01, the value of TM0 is taken into 16-bit capture/compare register 00 (CR00).


Either of two edge specifications can be selected—rising or falling—as the valid edges for the TI00/P00 pin by means of bits 2 and 3 (ES10 and ES11) of INTM0.

For Tl00/P00 pin valid edge detection, sampling is performed at the interval selected by means of the sampling clock selection register (SCS), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.


Caution If the valid edge of TI00/P00 is specified to be both rising and falling edge, capture/compare register 00 (CR00) cannot perform the capture operation.

Figure 8-22. Control Register Settings for Pulse Width Measurement with Free-running Counter and Two Capture Registers

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 8-23. Timing of Pulse Width Measurement Operation by Free-running

Counter and Two Capture Registers (with Rising Edge Specified)

(4) Pulse width measurement by means of restart


When input of a valid edge to the TI00/P00 pin is detected, the count value of the 16-bit timer register (TM0) is taken into 16-bit capture/compare register 01 (CR01), and then the pulse width of the signal input to the TI00/P00 pin is measured by clearing TM0 and restarting the count (see register settings in Figure 8-24). The edge specification can be selected from two types, rising and falling edges, by bits 2 and 3 (ES10 and ES11) of the external interrupt mode register 0 (INTM0).

In a valid edge detection, the sampling is performed by a cycle selected by the sampling clock selection register (SCS), and a capture operation is not performed before detecting valid levels twice allowing short pulse width noise to be eliminated.


Caution If the valid edge of TI00/P00 is specified to be both rising and falling edge, capture/compare register 00 (CR00) cannot perform the capture operation.

Figure 8-24. Control Register Settings for Pulse Width Measurement by Means of Restart


(a) 16-bit timer mode control register (TMC0)




(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.





8.5.5 External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI00/P00 pin with the 16-bit timer register (TM0).

TM0 is incremented each time the valid edge specified with the external interrupt mode register 0 (INTM0) is input. When the TM0 counted value matches the 16-bit capture/compare register 00 (CR00) value, TM0 is cleared to

0 and the interrupt request signal (INTTM00) is generated.


Set a value other than 0000H to CR00 (1-pulse count operation cannot be performed).

The rising edge, the falling edge or both edges can be selected with bits 2 and 3 (ES10 and ES11) of INTMO.


Because operation is carried out only after the valid edge is detected twice by sampling at the cycle selected with the sampling clock select register (SCS), noise with short pulse widths can be removed.

Figure 8-26. Control Register Settings in External Event Counter Mode

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.

TI00 Valid Edge

16-Bit Capture/Compare
Register 00 (CR00)

Clear

16-Bit Timer Register (TM0)


OVF0

INTPO

16-Bit Capture/Compare
Register 01 (CR01)

Figure 8-27. External Event Counter Configuration Diagram





Caution When reading the external event counter count value, TM0 should be read.


8.5.6 Square-wave output operation

A square wave with any selected frequency is output at intervals of the count value preset to the 16-bit capture/compare register 00 (CR00).


The TO0/P30 pin output status is reversed at intervals of the count value preset to CR00 by setting bit 0 (TOE0) and bit 1 (TOC01) of the 16-bit timer output control register (TOC0) to 1. This enables a square wave with any selected frequency to be output.

Figure 8-29. Control Register Settings in Square-wave Output Mode


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.

Figure 8-30. Square-wave Output Operation Timing




Table 8-7. 16-bit Timer/Event Count Square-wave Output Ranges

Minimum P	ulse Width	Maximum F	Pulse Width	Resolution		
MCS = 1	MCS = 1 MCS = 0		MCS = 0	MCS = 1	MCS = 0	
2 × TI00 ii	nput cycle	2 ¹⁶ × TI00	input cycle	TI00 input	edge cycle	
_	2 × 1/fx	_	$2^{16} \times 1/f_X$	_	1/fx	
	(400 ns)		(13.1 ms)		(200 ns)	
2 × 1/fx	$2^2 \times 1/f_X$	$2^{16} \times 1/f_X$	2 ¹⁷ × 1/fx	1/fx	2 × 1/fx	
(400 ns)	(800 ns)	(13.1 ms)	(26.2 ms)	(200 ns)	(400 ns)	
$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	$2^{17} \times 1/f_X$	$2^{18} \times 1/f_X$	2 × 1/fx	$2^2 \times 1/f_X$	
(800 ns)	(1.6 <i>μ</i> s)	(26.2 ms)	(52.4 ms)	(400 ns)	(800 ns)	
$2^3 \times 1/fx$	$2^4 \times 1/f_X$	2 ¹⁸ × 1/fx	2 ¹⁹ × 1/fx	$2^2 \times 1/f_X$	$2^3 \times 1/f_X$	
(1.6 μs)	(1.6 μs) (3.2 μs)		(52.4 ms) (104.9 ms)		(800 ns) (1.6 μs)	
2 × watch time	er output cycle	$2^{16} imes ext{watch tim}$	er output cycle	Watch timer ou	tput edge cycle	

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

8.5.7 One-shot pulse output operation

It is possible to output one-shot pulses synchronized with a software trigger or an external trigger (TI00/P00 pin input).

(1) One-shot pulse output using software trigger

If the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and the 16-bit timer output control register (TOC0) are set as shown in Figure 8-31, and 1 is set in bit 6 (OSPT) of TOC0 by software, a one-shot pulse is output from the TO0/P30 pin.


By setting 1 in OSPT, the 16-bit timer/event counter is cleared and started, and output is activated by the count value set beforehand in 16-bit capture/compare register 01 (CR01). Thereafter, output is inactivated by the count value set beforehand in 16-bit capture/compare register 00 (CR00).

TM0 continues to operate after one-shot pulse is output. To stop TM0, 00H must be set to TMC0.


Caution When outputting one-shot pulse, do not set 1 in OSPT. When outputting one-shot pulse again, execute after the INTTM00, or interrupt match signal with CR00, is generated.

Figure 8-31. Control Register Settings for One-shot Pulse Output Operation Using Software Trigger


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Caution Values in the following range should be set in CR00 and CR01. $0000H \leq \text{CR01} < \text{CR00} \leq \text{FFFFH}$

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with one-shot pulse output. See the description of the respective control registers for details.

Set 0CH to TMC0 (TM0 count start) Count Clock TM0 Count Value 0000 0000**X** 0001 CR01 Set Value CR00 Set Value М М М М **OSPT** INTTM01 INTTM00 TO0 Pin Output

Figure 8-32. Timing of One-shot Pulse Output Operation Using Software Trigger

Caution The 16-bit timer register starts operation at the moment a value other than 0, 0, 0 (operation stop mode) is set to TMC01 to TMC03, respectively.

(2) One-shot pulse output using external trigger


If the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and the 16-bit timer output control register (TOC0) are set as shown in Figure 8-33, a one-shot pulse is output from the TO0/P30 pin with a TI00/P00 valid edge as an external trigger.

Any of three edge specifications can be selected-rising, falling, or both edges - as the valid edges for the TI00/P00 pin by means of bits 2 and 3 (ES10 and ES11) of external interrupt mode register 0 (INTM0). When a valid edge is input to the TI00/P00 pin, the 16-bit timer/event counter is cleared and started, and output is activated by the count values set beforehand in 16-bit capture/compare register 01 (CR01). Thereafter, output is inactivated by the count value set beforehand in 16-bit capture/compare register 00 (CR00).


Caution When outputting one-shot pulses, external trigger is ignored if generated again.

Figure 8-33. Control Register Settings for One-shot Pulse Output Operation Using External Trigger


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Caution Values in the following range should be set in CR00 and CR01. $0000H \leq \text{CR01} < \text{CR00} \leq \text{FFFFH}$

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with one-shot pulse output. See the description of the respective control registers for details.

Set 08H to TMC0 (TM0 count start) Count Clock TM0 Count Value 0000 CR01 Set Value Ν Ν CR00 Set Value Μ Μ Μ TI00 Pin Input INTTM01 INTTM00 TO0 Pin Output

Figure 8-34. Timing of One-shot Pulse Output Operation Using External Trigger (with Rising Edge Specified)


Caution The 16-bit timer register starts operation at the moment a value other than 0, 0, 0 (operation stop mode) is set to TMC01 to TMC03, respectively.

8.6 16-bit Timer/Event Counter Operating Precautions

(1) Timer start errors

An error with a maximum of one clock may occur concerning the time required for a match signal to be generated after timer start. This is because the 16-bit timer register (TM0) is started asynchronously with the count pulse.

Figure 8-35. 16-bit Timer Register Start Timing



(2) 16-bit compare register setting


Set a value other than 0000H to the 16-bit capture/compare register 00 (CR00).

Thus, when using the 16-bit capture/compare register as event counter, one-pulse count operation cannot be carried out.

(3) Operation after compare register change during timer count operation

If the value after the 16-bit capture/compare register (CR00) is changed is smaller than that of the 16-bit timer register (TM0), TM0 continues counting, overflows and then restarts counting from 0. Thus, if the value (M) after CR00 change is smaller than that (N) before change, it is necessary to restart the timer after changing CR00.

Figure 8-36. Timings After Change of Compare Register during Timer Count Operation



Remark N > X > M

(4) Capture register data retention timings

If the valid edge of the TI00/P00 pin is input during 16-bit capture/compare register 01 (CR01) read, CR01 holds data without carrying out capture operation. However, the interrupt request flag (PIF0) is set upon detection of the valid edge.

Count Pulse

TM0 Count Value

N

N+1

N+2

M

M+1

M+2

Edge Input

Request Flag

Capture Read Signal

CR01 Captured Value

X

N+1

Capture Operation Ignored

Figure 8-37. Capture Register Data Retention Timing

(5) Valid edge setting

Set the valid edge of the TI00/P00/INTP0 pin after setting bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0 and 0, respectively, and then stopping timer operation. Valid edge setting is carried out with bits 2 and 3 (ES10 and ES11) of the external interrupt mode register 0 (INTM0).

(6) Re-trigger of one-shot pulse

(a) One-shot pulse output using software

When outputting one-shot pulse, do not set 1 in OSPT. When outputting one-shot pulse again, execute it after the INTTM00, which is the match interrupt request with CR00, is generated.

(b) One-shot pulse output using external trigger

When outputting one-shot pulses, external trigger is ignored if generated again.

(7) Operation of OVF0 flag


OFV0 flag is set to 1 in the following case.

The clear & start mode on match between TM0 and CR00 is selected.

↓ CR00 is set to FFFFH. ↓

When TM0 is counted up from FFFFH to 0000H.

Figure 8-38. Operation Timing of OVF0 Flag



[MEMO]

CHAPTER 9 8-BIT TIMER/EVENT COUNTERS 1 AND 2

9.1 8-bit Timer/Event Counters 1 and 2 Functions

For the 8-bit timer/event counters 1 and 2, two modes are available. One is a mode for two-channel 8-bit timer/event counters to be used separately (the 8-bit timer/event counter mode) and the other is a mode for the 8-bit timer/event counter to be used as 16-bit timer/event counter (the 16-bit timer/event counter mode).

9.1.1 8-bit timer/event counter mode

The 8-bit timer/event counters 1 and 2 (TM1 and TM2) have the following functions.

- Interval timer
- · External event counter
- Square-wave output

(1) 8-bit interval timer

Interrupt requests are generated at the preset time intervals.

Table 9-1. 8-bit Timer/Event Counters 1 and 2 Interval Times

Minimum In	iterval Time	Maximum Ir	nterval Time	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0	
2 × 1/fx	$2^2 \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$	
(400 ns)	(800 ns)	(102.4 μs)	(204.8 μs)	(400 ns)	(800 ns)	
$2^2 \times 1/fx$	$2^3 \times 1/fx$	$2^{10} \times 1/fx$	$2^{11} \times 1/fx$	$2^2 \times 1/fx$	$2^3 \times 1/fx$	
(800 ns)	(1.6 <i>μ</i> s)	(204.8 μs)	$(409.6~\mu s)$	(800 ns)	(1.6 <i>μ</i> s)	
$2^3 \times 1/fx$	$2^4 \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^3 \times 1/fx$	$2^4 \times 1/fx$	
(1.6 <i>μ</i> s)	(3.2 μs)	(409.6 μs)	(819.2 <i>μ</i> s)	(1.6 μs)	(3.2 μs)	
$2^4 \times 1/fx$	$2^5 \times 1/fx$	$2^{12} \times 1/fx$	$2^{13} \times 1/fx$	$2^4 \times 1/fx$	$2^5 \times 1/fx$	
(3.2 μs)	(6.4 μs)	(819.2 <i>μ</i> s)	(1.64 ms)	(3.2 μs)	(6.4 μs)	
$2^5 \times 1/fx$	$2^6 \times 1/fx$	$2^{13} \times 1/fx$	$2^{14} \times 1/fx$	$2^5 \times 1/fx$	$2^6 \times 1/fx$	
(6.4 μs)	(12.8 <i>μ</i> s)	(1.64 ms)	(3.28 ms)	(6.4 μs)	(12.8 <i>μ</i> s)	
$2^6 \times 1/fx$	2 ⁷ × 1/fx	$2^{14} \times 1/fx$	$2^{15} \times 1/fx$	$2^6 \times 1/fx$	$2^7 \times 1/fx$	
(12.8 <i>μ</i> s)	(25.6 μs)	(3.28 ms)	(6.55 ms)	(12.8 <i>μ</i> s)	(25.6 μs)	
$2^7 \times 1/fx$	$2^8 \times 1/fx$	$2^{15} \times 1/fx$	$2^{16} \times 1/fx$	$2^7 \times 1/fx$	$2^8 \times 1/fx$	
(25.6 μs)	(51.2 μs)	(6.55 ms)	(13.1 ms)	(25.6 μs)	(51.2 μs)	
$2^8 \times 1/fx$	29 × 1/fx	$2^{16} \times 1/fx$	$2^{17} \times 1/fx$	$2^8 \times 1/fx$	29 × 1/fx	
(51.2 <i>μ</i> s)	(102.4 <i>μ</i> s)	(13.1 ms)	(26.2 ms)	(51.2 μs)	(102.4 <i>μ</i> s)	
$2^9 \times 1/fx$	$2^{10} \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	29 × 1/fx	$2^{10} \times 1/fx$	
(102.4 μs)	(204.8 μs)	(26.2 ms)	(52.4 ms)	(102.4 μs)	(204.8 μs)	
2 ¹¹ × 1/fx	$2^{12} \times 1/fx$	$2^{19} \times 1/f_X$	$2^{20} \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	
(409.6 μs)	(819.2 μs)	(104.9 ms)	(209.7 ms)	(409.6 μs)	(819.2 μs)	

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 9-2. 8-bit Timer/Event Counters 1 and 2 Square-wave Output Ranges

Minimum F	Pulse Width	Maximum F	Pulse Width	Reso	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0		
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)		
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	2 ¹⁰ × 1/fx (204.8 μs)	2 ¹¹ × 1/fx (409.6 μs)	2 ² × 1/fx (800 ns)	2 ³ × 1/fx (1.6 μs)		
$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)	$2^{11} \times 1/\text{fx}$ (409.6 μ s)	$2^{12} \times 1/\text{fx}$ (819.2 μ s)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^4 \times 1/fx$ (3.2 μ s)		
2 ⁴ × 1/fx (3.2 μs)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{12} \times 1/f_{X}$ (819.2 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^4 \times 1/fx$ (3.2 μ s)	$2^{5} \times 1/fx$ (6.4 μ s)		
2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/fx$ (12.8 μ s)		
$2^{6} \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{6} \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)		
$2^{7} \times 1/fx$ (25.6 μ s)	2 ⁸ × 1/fx (51.2 μs)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{8} \times 1/fx$ (51.2 μ s)		
2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)		
2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/fx$ (204.8 μ s)	$2^{17} \times 1/fx$ (26.2 ms)	2 ¹⁸ × 1/fx (52.4 ms)	2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/fx$ (204.8 μ s)		
$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	2 ¹⁹ × 1/fx (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)		

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

9.1.2 16-bit timer/event counter mode

(1) 16-bit interval timer

Interrupt requests can be generated at the preset time intervals.

Table 9-3. Interval Times when 8-bit Timer/Event Counters 1 and 2 are Used as 16-bit Timer/Event Counters

Minimum In	nterval Time	Maximum Ir	nterval Time	Reso	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0		
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	2 ¹⁷ × 1/fx (26.2 ms)	2 ¹⁸ × 1/fx (52.4 ms)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)		
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^{18} \times 1/fx$ (52.4 ms)	$2^{19} \times 1/fx$ (104.9 ms)	2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)		
$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)		
2 ⁴ × 1/fx (3.2 μs)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{20} \times 1/fx$ (209.7 ms)	2 ²¹ × 1/fx (419.4 ms)	$2^4 \times 1/fx$ (3.2 μ s)	2 ⁵ × 1/fx (6.4 μs)		
2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{21} \times 1/fx$ (419.4 ms)	2 ²² × 1/fx (838.9 ms)	2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/fx$ (12.8 μ s)		
$2^6 \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)	2 ²² × 1/fx (838.9 ms)	2 ²³ × 1/fx (1.7 s)	$2^6 \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)		
$2^{7} \times 1/\text{fx}$ (25.6 μ s)	2 ⁸ × 1/fx (51.2 μs)	$2^{23} \times 1/fx$ (1.7 s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{7} \times 1/\text{fx}$ (25.6 μ s)	2 ⁸ × 1/fx (51.2 μs)		
2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{25} \times 1/fx$ (6.7 s)	2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)		
2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)	$2^{25} \times 1/fx$ (6.7 s)	$2^{26} \times 1/fx$ (13.4 s)	2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/fx$ (204.8 μ s)		
2 ¹¹ × 1/fx (409.6 μs)	$2^{12} \times 1/f_{X}$ (819.2 μ s)	2 ²⁷ × 1/fx (26.8 s)	$2^{28} \times 1/fx$ (53.7 s)	2 ¹¹ × 1/fx (409.6 μs)	2 ¹² × 1/fx (819.2 μs)		

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 9-4. Square-wave Output Ranges when 8-bit Timer/Event Counters 1 and 2 are Used as 16-bit Timer/Event Counters

Minimum F	Pulse Width	Maximum F	Pulse Width	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0	
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^{18} \times 1/fx$ (52.4 ms)	$2^{19} \times 1/fx$ (104.9 ms)	2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	
$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	2 ³ × 1/fx (1.6 μs)	2 ⁴ × 1/fx (3.2 μs)	
$2^{4} \times 1/fx$ (3.2 μ s)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{21} \times 1/fx$ (419.4 ms)	2 ⁴ × 1/fx (3.2 μs)	$2^{5} \times 1/fx$ (6.4 μ s)	
$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{21} \times 1/fx$ (419.4 ms)	2 ²² × 1/fx (838.9 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/fx$ (12.8 μ s)	
$2^{6} \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)	2 ²² × 1/fx (838.9 ms)	$2^{23} \times 1/fx$ (1.7 s)	2 ⁶ × 1/fx (12.8 μs)	$2^{7} \times 1/fx$ (25.6 μ s)	
$2^{7} \times 1/\text{fx}$ (25.6 μ s)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{23} \times 1/fx$ (1.7 s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{8} \times 1/fx$ (51.2 μ s)	
2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{25} \times 1/fx$ (6.7 s)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)	
$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)	$2^{25} \times 1/fx$ (6.7 s)	$2^{26} \times 1/fx$ (13.4 s)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	
$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{27} \times 1/fx$ (26.8 s)	$2^{28} \times 1/fx$ (53.7 s)	$2^{11} \times 1/\text{fx}$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	

 $\textbf{Remarks 1.} \hspace{0.2cm} \textbf{fx} \hspace{0.2cm} : \hspace{0.2cm} \textbf{Main system clock oscillation frequency}$

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

9.2 8-bit Timer/Event Counters 1 and 2 Configurations


The 8-bit timer/event counters 1 and 2 consist of the following hardware.

Table 9-5. 8-bit Timer/Event Counters 1 and 2 Configurations

Item	Configuration				
Timer register	8 bits × 2 (TM1, TM2)				
Register	Compare register: 8 bits × 2 (CR10, CR20)				
Timer output	2 (TO1, TO2)				
Control register	Timer clock select register 1 (TCL1) 8-bit timer mode control register 1 (TMC1) 8-bit timer output control register (TOC1) Port mode register 3 (PM3) ^{Note}				

Note Refer to Figure 6-9. Block Diagram of P30 to P37.

Figure 9-1. 8-bit Timer/Event Counters 1 and 2 Block Diagram



Note Refer to **Figures 9-2** and **9-3** for details of 8-bit timer/event counter output control circuits 1 and 2, respectively.

LVR1

R

LVS1

TOC11

INTTM1

Level F/F
(LV1)

R

Q

S

TO1/P31


Output Latch

TOE1

Figure 9-2. Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 1

Remark The section in the broken line is an output control circuit.

Figure 9-3. Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 2



Remarks 1. The section in the broken line is an output control circuit.

2. fsck: Serial clock frequency

(1) Compare registers 10 and 20 (CR10, CR20)

These are 8-bit registers to compare the value set to CR10 to the 8-bit timer register 1 (TM1) count value, and the value set to CR20 to the 8-bit timer register 2 (TM2) count value, and, if they match, generate an interrupt request (INTTM1 and INTTM2, respectively).

CR10 and CR20 are set with an 8-bit memory manipulation instruction. They cannot be set with a 16-bit memory manipulation instruction. When the compare register is used as 8-bit timer/event counter, the 00H to FFH values can be set. When the compare register is used as 16-bit timer/event counter, the 0000H to FFFFH values can be set.

RESET input makes CR10 and CR20 undefined.

Caution When using the compare register as 16-bit timer/event counter, be sure to set data after stopping timer operation.

(2) 8-bit timer registers 1, 2 (TM1, TM2)

These are 8-bit registers to count count pulses.

When TM1 and TM2 are used in the 8-bit timer \times 2-channel mode, they are read with an 8-bit memory manipulation instruction. When TM1 and TM2 are used as 16-bit timer \times 1-channel mode, 16-bit timer register (TMS) is read with a 16-bit memory manipulation instruction.

RESET input sets TM1 and TM2 to 00H.

9.3 8-bit Timer/Event Counters 1 and 2 Control Registers

The following four types of registers are used to control the 8-bit timer/event counter.

- Timer clock select register 1 (TCL1)
- 8-bit timer mode control register 1 (TMC1)
- 8-bit timer output control register (TOC1)
- Port mode register 3 (PM3)

(1) Timer clock select register 1 (TCL1)

This register sets count clocks of 8-bit timer registers 1 and 2.

TCL1 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL1 to 00H.

Figure 9-4. Timer Clock Select Register 1 Format

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 TCL1
 TCL17
 TCL16
 TCL15
 TCL14
 TCL13
 TCL12
 TCL11
 TCL10
 FF41H
 00H
 R/W

TOL 42	TCL12	TOI 44	TCI 40		ister 1 Count Clock Selection		
ICLIS	ICLIZ	ICLII	ICLIO		MCS = 1	MCS =	0
0	0	0	0	TI1 falling edge			
0	0	0	1	TI1 rising edge			
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ²	(1.25 MHz)
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³	(625 kHz)
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴	(313 kHz)
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵	(156 kHz)
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶	(78.1 kHz)
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷	(39.1 kHz)
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸	(19.5 kHz)
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹	(9.8 kHz)
1	1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)
1	1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹²	(1.2 kHz)
Other than above			e	Setting prohibite	ed		

TCL17	TCI 16	TCI 15	TCI 14		3-Bit Timer Register 2 Count Clock Selection					
ICLI7	ICLIB	ICLIS	I CL 14		MCS = 1		0			
0	0	0	0	TI2 falling edge						
0	0	0	1	TI2 rising edge						
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ²	(1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³	(625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴	(313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵	(156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶	(78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷	(39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸	(19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹	(9.8 kHz)			
1	1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)			
1	1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹²	(1.2 kHz)			
0	ther tha	an abov	'e	Setting prohibite	ed					

Caution When rewriting TCL1 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. TI1 : 8-bit timer register 1 input pin4. TI2 : 8-bit timer register 2 input pin

5. MCS: Bit 0 of oscillation mode selection register (OSMS)


(2) 8-bit timer mode control register 1 (TMC1)

This register enables/stops operation of 8-bit timer registers 1 and 2 and sets the operating mode of 8-bit timer register 2.

TMC1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC1 to 00H.

Figure 9-5. 8-bit Timer Mode Control Register 1 Format



- Cautions 1. Switch the operating mode after stopping timer operation.
 - 2. When used as 16-bit timer register, TCE1 should be used for operation enable/stop.

(3) 8-bit timer output control register (TOC1)


This register controls operation of 8-bit timer/event counter output control circuits 1 and 2.

It sets/resets the R-S flip-flops (LV1 and LV2) and enables/disables inversion and 8-bit timer output of 8-bit timer registers 1 and 2.

TOC1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TOC1 to 00H.

Figure 9-6. 8-bit Timer Output Control Register Format



Cautions 1. Be sure to set TOC1 after stopping timer operation.

2. After data setting, 0 can be read from LVS1, LVS2, LVR1, and LVR2.

(4) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P31/TO1 and P32/TO2 pins for timer output, set PM31, PM32, and output latches of P31 and P32 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 9-7. Port Mode Register 3 Format



9.4 8-bit Timer/Event Counters 1 and 2 Operations

9.4.1 8-bit timer/event counter mode

(1) Interval timer operations

The 8-bit timer/event counters 1 and 2 operate as interval timers which generate interrupt requests repeatedly at intervals of the count value preset to 8-bit compare registers 10 and 20 (CR10 and CR20). When the count values of the 8-bit timer registers 1 and 2 (TM1 and TM2) match the values set to CR10 and CR20, counting continues with the TM1 and TM2 values cleared to 0 and the interrupt request signals (INTTM1 and INTTM2) are generated.

Count clock of the TM1 can be selected with bits 0 to 3 (TCL10 to TCL13) of the timer clock select register 1 (TCL1). Count clock of the TM2 can be selected with bits 4 to 7 (TCL14 to TCL17) of the timer clock select register 1 (TCL1).

For the operation in the case that the value of the compare register is changed during timer count operation, refer to 9.5 Cautions on 8-bit Timer/Event Counters 1 and 2 (3).




Figure 9-8. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t : N = 00H$ to FFH

Table 9-6. 8-bit Timer/Event Counter 1 Interval Time

TOL 42	TCI 40	TCI 44	TCI 40	Minimum In	terval Time	Maximum Ir	nterval Time	Reso	lution
ILCE13	TCL12	ICLII	ICLIU	MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
0	0	0	0	TI1 inp	ut cycle	28 × TI1 ir	nput cycle	TI1 input 6	edge cycle
0	0	0	1	TI1 inp	ut cycle	28 × TI1 ir	nput cycle	TI1 input 6	edge cycle
	4	4	0	2 × 1/fx	$2^2 \times 1/f_X$	29 × 1/fx	$2^{10} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$
0	1	1	0	(400 ns)	(800 ns)	(102.4 μs)	(204.8 μs)	(400 ns)	(800 ns)
	4	4	4	$2^2 \times 1/fx$	$2^3 \times 1/fx$	$2^{10} \times 1/fx$	2 ¹¹ × 1/fx	$2^2 \times 1/fx$	$2^3 \times 1/fx$
0	1	1	1	(800 ns)	(1.6 μs)	(204.8 μs)	(409.6 μs)	(800 ns)	(1.6 <i>μ</i> s)
1	0	0	0	$2^3 \times 1/fx$	$2^4 \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^3 \times 1/fx$	$2^4 \times 1/fx$
'	U	U	U	(1.6 <i>μ</i> s)	(3.2 μs)	(409.6 μs)	(819.2 μs)	(1.6 μs)	(3.2 μs)
,	0	0	,	$2^4 \times 1/fx$	$2^5 \times 1/fx$	$2^{12} \times 1/fx$	$2^{13} \times 1/fx$	$2^4 \times 1/fx$	$2^5 \times 1/fx$
1	0	0	1	$(3.2 \ \mu s)$	(6.4 μs)	(819.2 μs)	(1.64 ms)	(3.2 μs)	(6.4 μs)
	0	4	0	2 ⁵ × 1/fx	$2^6 \times 1/fx$	$2^{13} \times 1/fx$	$2^{14} \times 1/fx$	2 ⁵ × 1/fx	$2^6 \times 1/fx$
1	0	1	0	(6.4 μs)	(12.8 μs)	(1.64 ms)	(3.28 ms)	(6.4 μs)	(12.8 μs)
	0	4		$2^6 \times 1/f_X$	$2^7 \times 1/fx$	$2^{14} \times 1/fx$	$2^{15} \times 1/fx$	$2^6 \times 1/fx$	$2^7 \times 1/fx$
1	0	1	1	(12.8 μs)	(25.6 μs)	(3.28 ms)	(6.55 ms)	(12.8 μs)	(25.6 μs)
,	4	0		$2^7 \times 1/fx$	$2^8 \times 1/f_X$	$2^{15} \times 1/fx$	$2^{16} \times 1/fx$	$2^7 \times 1/fx$	$2^8 \times 1/fx$
1	1	0	0	(25.6 μs)	(51.2 μs)	(6.55 ms)	(13.1 ms)	(25.6 μs)	(51.2 <i>μ</i> s)
		0		$2^8 \times 1/fx$	2 ⁹ × 1/fx	$2^{16} \times 1/fx$	$2^{17} \times 1/fx$	28 × 1/fx	2 ⁹ × 1/fx
1	1	0	1	(51.2 μs)	(102.4 μs)	(13.1 ms)	(26.2 ms)	(51.2 μs)	(102.4 μs)
		4	0	$2^9 \times 1/fx$	$2^{10} \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	29 × 1/fx	$2^{10} \times 1/fx$
1	1	1	0	$(102.4~\mu s)$	(204.8 μs)	(26.2 ms)	(52.4 ms)	(102.4 μs)	(204.8 μs)
		4	1	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^{19} \times 1/fx$	$2^{20} \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$
1	1	1	1	$(409.6~\mu s)$	(819.2 μs)	(104.9 ms)	(209.7 ms)	(409.6 μs)	(819.2 <i>μ</i> s)
0	Other than above			Setting proh	ibited				

Remarks 1. fx : Main system clock oscillation frequency

2. MCS : Bit 0 of oscillation mode select register (OSMS)3. TCL10 to TCL13 : Bits 0 to 3 of timer clock selection register 1 (TCL1)

Table 9-7. 8-bit Timer/Event Counter 2 Interval Time

TOL 47	TOL 40	TOL 45	TOL 4.4	Minimum In	terval Time	Maximum Ir	nterval Time	Reso	lution
TCL17	TCL16	ICL15	TCL14	MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
0	0	0	0	TI2 inp	ut cycle	28 × TI2 ir	nput cycle	TI2 input 6	edge cycle
0	0	0	1	TI2 inp	ut cycle	28 × TI2 ir	nput cycle	TI2 input 6	edge cycle
	4	4	0	2 × 1/fx	$2^2 \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$
0	1	1	0	(400 ns)	(800 ns)	(102.4 μs)	(204.8 μs)	(400 ns)	(800 ns)
0	1	1	1	$2^2 \times 1/fx$	$2^3 \times 1/fx$	$2^{10} \times 1/fx$	$2^{11} \times 1/fx$	$2^2 \times 1/fx$	$2^3 \times 1/fx$
	•	'		(800 ns)	(1.6 μs)	(204.8 μs)	(409.6 μs)	(800 ns)	(1.6 μs)
1	0	0	0	$2^3 \times 1/fx$	$2^4 \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^3 \times 1/fx$	2 ⁴ × 1/fx
l l	0	U	0	(1.6 <i>μ</i> s)	(3.2 μs)	(409.6 μs)	(819.2 μs)	(1.6 μs)	(3.2 μs)
	0			$2^4 \times 1/fx$	$2^5 \times 1/fx$	$2^{12} \times 1/fx$	$2^{13} \times 1/fx$	$2^4 \times 1/fx$	2 ⁵ × 1/fx
1	0	0	1	(3.2 μs)	(6.4 μs)	(819.2 μs)	(1.64 ms)	(3.2 μs)	(6.4 μs)
4	0	_	0	$2^5 \times 1/fx$	$2^6 \times 1/fx$	$2^{13} \times 1/fx$	$2^{14} \times 1/fx$	2 ⁵ × 1/fx	$2^6 \times 1/fx$
1	0	1	0	(6.4 μs)	(12.8 μs)	(1.64 ms)	(3.28 ms)	(6.4 μs)	(12.8 μs)
	•	_	4	$2^6 \times 1/fx$	$2^7 \times 1/fx$	$2^{14} \times 1/fx$	$2^{15} \times 1/fx$	$2^6 \times 1/fx$	$2^7 \times 1/fx$
1	0	1	1	(12.8 μs)	(25.6 μs)	(3.28 ms)	(6.55 ms)	(12.8 μs)	(25.6 μs)
4	4		•	$2^7 \times 1/fx$	$2^8 \times 1/fx$	$2^{15} \times 1/fx$	$2^{16} \times 1/fx$	$2^7 \times 1/fx$	$2^8 \times 1/fx$
1	1	0	0	(25.6 μs)	(51.2 μs)	(6.55 ms)	(13.1 ms)	(25.6 μs)	(51.2 <i>μ</i> s)
1	4	0		$2^8 \times 1/fx$	2 ⁹ × 1/fx	$2^{16} \times 1/fx$	$2^{17} \times 1/fx$	28 × 1/fx	2 ⁹ × 1/fx
l I	1	U	1	(51.2 <i>μ</i> s)	(102.4 μs)	(13.1 ms)	(26.2 ms)	(51.2 μs)	(102.4 μs)
	4	_	•	$2^9 \times 1/fx$	$2^{10} \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$
1	1	1	0	(102.4 μs)	(204.8 μs)	(26.2 ms)	(52.4 ms)	(102.4 μs)	(204.8 μs)
	_	_	_	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	2 ¹⁹ × 1/fx	$2^{20} \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$
1	1	1	1	(409.6 <i>μ</i> s)	(819.2 μs)	(104.9 ms)	(209.7 ms)	(409.6 μs)	(819.2 μs)
0	ther tha	an abov	⁄e	Setting proh	ibited				

Remarks 1. fx : Main system clock oscillation frequency

2. MCS : Bit 0 of oscillation mode select register (OSMS)

3. TCL14 to TCL17: Bits 4 to 7 of timer clock selection register 1 (TCL1)


(2) External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI1/P33 and TI2/P34 pins with 8-bit timer registers 1 and 2 (TM1 and TM2).

TM1 and TM2 are incremented each time the valid edge specified with the timer clock select register (TCL1) is input. Either the rising or falling edge can be selected.

When the TM1 and TM2 counted values match the values of 8-bit compare registers (CR10 and CR20), TM1 and TM2 are cleared to 0 and the interrupt request signals (INTTM1 and INTTM2) are generated.

Figure 9-9. External Event Counter Operation Timings (with Rising Edge Specified)



Remark N = 00H to FFH

(3) Square-wave output operation

The 8-bit timer event counters 1 and 2 operate as square-wave outputs with any selected frequency at intervals of the value preset to 8-bit compare register (CR10 and CR20).

The TO1/P31 or TO2/P32 pin output status is reversed at intervals of the count value preset to CR10 or CR20 by setting bit 0 (TOE1) or bit 4 (TOE2) of the 8-bit timer output control register (TOC1) to 1. This enables a square wave with any selected frequency to be output.


Table 9-8. 8-bit Timer/Event Counters 1 and 2 Square-wave Output Ranges

Minimum F	Pulse Width	Maximum F	Pulse Width	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0	
2 × 1/fx	$2^2 \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$	
(400 ns)	(800 ns)	(102.4 μs)	(204.8 <i>μ</i> s)	(400 ns)	(800 ns)	
$2^2 \times 1/fx$	$2^3 \times 1/fx$	$2^{10} \times 1/fx$	$2^{11} \times 1/fx$	$2^2 \times 1/fx$	$2^3 \times 1/fx$	
(800 ns)	(1.6 <i>μ</i> s)	(204.8 <i>μ</i> s)	(409.6 <i>μ</i> s)	(800 ns)	(1.6 μs)	
$2^3 \times 1/fx$	$2^4 \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^3 \times 1/fx$	$2^4 \times 1/fx$	
(1.6 μs)	(3.2 μs)	(409.6 <i>μ</i> s)	(819.2 <i>μ</i> s)	(1.6 <i>μ</i> s)	(3.2 μs)	
$2^4 \times 1/fx$	2 ⁵ × 1/fx	$2^{12} \times 1/fx$	$2^{13} \times 1/fx$	$2^4 \times 1/fx$	2 ⁵ × 1/fx	
(3.2 μs)	(6.4 μs)	(819.2 <i>μ</i> s)	(1.64 ms)	(3.2 μs)	(6.4 μs)	
2 ⁵ × 1/fx	$2^6 \times 1/fx$	$2^{13} \times 1/fx$	$2^{14} \times 1/fx$	2 ⁵ × 1/fx	$2^6 \times 1/fx$	
(6.4 μs)	(12.8 <i>μ</i> s)	(1.64 ms)	(3.28 ms)	(6.4 μs)	(12.8 μs)	
$2^6 \times 1/fx$	2 ⁷ × 1/fx	$2^{14} \times 1/fx$	$2^{15} \times 1/fx$	$2^6 \times 1/fx$	$2^7 \times 1/fx$	
(12.8 <i>μ</i> s)	(25.6 μs)	(3.28 ms)	(6.55 ms)	(12.8 <i>μ</i> s)	(25.6 μs)	
$2^7 \times 1/fx$	$2^8 \times 1/fx$	$2^{15} \times 1/fx$	$2^{16} \times 1/fx$	$2^7 \times 1/fx$	$2^8 \times 1/f_X$	
(25.6 μs)	(51.2 <i>μ</i> s)	(6.55 ms)	(13.1 ms)	(25.6 μs)	(51.2 <i>μ</i> s)	
$2^8 \times 1/fx$	29 × 1/fx	$2^{16} \times 1/fx$	$2^{17} \times 1/fx$	$2^8 \times 1/fx$	$2^9 \times 1/f_X$	
(51.2 <i>μ</i> s)	(102.4 <i>μ</i> s)	(13.1 ms)	(26.2 ms)	(51.2 <i>μ</i> s)	(102.4 μs)	
2 ⁹ × 1/fx	$2^{10} \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	29 × 1/fx	$2^{10} \times 1/fx$	
(102.4 <i>μ</i> s)	(204.8 <i>μ</i> s)	(26.2 ms)	(52.4 ms)	(102.4 <i>μ</i> s)	(204.8 <i>μ</i> s)	
2 ¹¹ × 1/fx	$2^{12} \times 1/fx$	$2^{19} \times 1/fx$	$2^{20} \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	
(409.6 μs)	(819.2 <i>μ</i> s)	(104.9 ms)	(209.7 ms)	(409.6 <i>μ</i> s)	(819.2 <i>μ</i> s)	

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

Figure 9-10. Square-wave Output Operation Timing



Note The initial value of TO1 output can be set with bits 2 and 3 (LVR1 and LVS1) of the 8-bit timer output control register (TOC1).

9.4.2 16-bit timer/event counter mode

When bit 2 (TMC12) of the 8-bit timer mode control register (TMC1) is set to 1, the 16-bit timer/event counter mode is entered.

In this mode, the count clock is selected with bits 0 to 3 (TCL10 to TCL13) of the timer clock select register (TCL1). The overflow signal of the 8-bit timer/event counter 1 (TM1) is used as the count clock of the 8-bit timer/event counter 2 (TM2).

The count operation in this mode is enabled/disabled with bit 0 (TCE1) of TMC1.

(1) Interval timer operations

The 8-bit timer/event counters 1 and 2 operate as interval timers which generate interrupt requests repeatedly at intervals of the count value preset in the 2-channel 8-bit compare registers (CR10 and CR20). To set the count value, assign the higher 8 bits of the value to CR20 and the lower 8 bits of the value to CR10. For the count values (interval times) that can be set, refer to **Table 9-9**.

When the count value of the 8-bit timer register 1 (TM1) matches the value assigned to CR10 and the count value of the 8-bit timer register 2 (TM2) matches the value assigned to CR20, counting continues after the TM1 and TM2 values are cleared to 0 and the interrupt request signal (INTTM2) is generated. For the operation timing of the interval timer, refer to **Figure 9-11**.

The count clock is selected with bits 0 to 3 (TCL10 to TCL13) of the timer clock select register 1 (TCL1). The overflow signal of TM1 is used as the count clock of TM2.




Figure 9-11. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t : N = 0000H$ to FFFFH

Caution Even if the 16-bit timer/event counter mode is used, when the TM1 count value matches the CR10 value, interrupt request (INTTM1) is generated and the F/F of 8-bit timer/event counter output control circuit 1 is inverted. Thus, when using 8-bit timer/event counter as 16-bit interval timer, set the INTTM1 mask flag TMMK1 to 1 to disable INTTM1 acknowledgment. When reading the 16-bit timer register (TMS) count value, use the 16-bit memory manipulation instruction.

Table 9-9. Interval Times when 2-channel 8-bit Timer/Event Counters (TM1 and TM2) are Used as 16-bit Timer/Event Counter

TOL 42	TCI 40	TOL 44	TCI 40	Minimum In	terval Time	Maximum Ir	nterval Time	Reso	lution
TCL13	ICL12	TCLTT	ICLIU	MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
0	0	0	0	TI1 inp	ut cycle	28 × TI1 ir	nput cycle	TI1 input e	edge cycle
0	0	0	1	TI1 inp	ut cycle	28 × TI1 ir	nput cycle	TI1 input e	edge cycle
0	1	1	0	2 × 1/fx	$2^2 \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$
U	ı	1	U	(400 ns)	(800 ns)	(26.2 ms)	(52.4 ms)	(400 ns)	(800 ns)
0	1	1	1	$2^2 \times 1/fx$	$2^3 \times 1/fx$	$2^{18} \times 1/fx$	$2^{19} \times 1/fx$	$2^2 \times 1/fx$	$2^3 \times 1/fx$
	'	•	ı	(800 ns)	(1.6 μs)	(52.4 ms)	(104.9 ms)	(800 ns)	(1.6 μs)
1	0	0	0	$2^3 \times 1/fx$	$2^4 \times 1/fx$	$2^{19} \times 1/fx$	$2^{20} \times 1/fx$	$2^3 \times 1/fx$	$2^4 \times 1/fx$
ı	U	0	U	(1.6 μs)	(3.2 μs)	(104.9 ms)	(209.7 ms)	(1.6 μs)	(3.2 μs)
1		0	,	$2^4 \times 1/fx$	$2^5 \times 1/fx$	$2^{20} \times 1/fx$	$2^{21} \times 1/fx$	$2^4 \times 1/fx$	$2^5 \times 1/fx$
1	0	0	1	(3.2 μs)	(6.4 μs)	(209.7 ms)	(419.4 ms)	(3.2 μs)	(6.4 μs)
_		4	0	$2^5 \times 1/f_X$	$2^6 \times 1/f_X$	$2^{21} \times 1/fx$	2 ²² × 1/fx	2 ⁵ × 1/fx	$2^6 \times 1/fx$
1	0	1	0	(6.4 μs)	(12.8 μs)	(419.4 ms)	(838.9 ms)	(6.4 μs)	(12.8 μs)
_		4	_	$2^6 \times 1/f_X$	$2^7 \times 1/fx$	2 ²² × 1/fx	$2^{23} \times 1/fx$	$2^6 \times 1/f_X$	$2^7 \times 1/fx$
1	0	1	1	(12.8 μs)	(25.6 μs)	(838.9 ms)	(1.7 s)	(12.8 μs)	(25.6 μs)
_	_	0	0	$2^7 \times 1/fx$	$2^8 \times 1/f_X$	$2^{23} \times 1/fx$	$2^{24} \times 1/fx$	$2^7 \times 1/fx$	28 × 1/fx
1	1	0	0	(25.6 μs)	(51.2 μs)	(1.7 s)	(3.4 s)	(25.6 μs)	(51.2 μs)
_	_	•		$2^8 \times 1/f_X$	29 × 1/fx	2 ²⁴ × 1/fx	$2^{25} \times 1/fx$	28 × 1/fx	29 × 1/fx
1	1	0	1	(51.2 μs)	(102.4 μs)	(3.4 s)	(6.7 s)	(51.2 μs)	(102.4 μs)
	_	4		$2^9 \times 1/f_X$	$2^{10} \times 1/fx$	$2^{25} \times 1/fx$	$2^{26} \times 1/fx$	29 × 1/fx	$2^{10} \times 1/fx$
1	1	1	0	(102.4 μs)	(204.8 μs)	(6.7 s)	(13.4 s)	(102.4 μs)	(204.8 μs)
				$2^{11} \times 1/fx$	2 ¹² × 1/fx	2 ²⁷ × 1/fx	2 ²⁸ × 1/fx	2 ¹¹ × 1/fx	$2^{12} \times 1/fx$
1	1	1 1 1		(409.6 <i>μ</i> s)	(819.2 <i>μ</i> s)	(26.8 s)	(53.7 s)	(409.6 μs)	(819.2 <i>μ</i> s)
0	ther tha	an abov	/e	Setting proh	ibited				

Remarks 1. fx : Main system clock oscillation frequency

2. MCS : Bit 0 of oscillation mode select register (OSMS)

3. TCL10 to TCL13: Bits 0 to 3 of timer clock selection register 1 (TCL1)


(2) External event counter operations

The external event counter counts the number of external clock pulses to be input to the TI1/P33 pin with 2-channel 8-bit timer registers 1 and 2 (TM1 and TM2).

Each time the valid edge specified with the timer clock select register 1 (TCL1) is input, TM1 is incremented. When TM1 overflows, TM2 is incremented using the overflow signal as the count clock. Either the rising or falling edge can be selected.

When the TM1 and TM2 counted values match the values of 8-bit compare registers 10 and 20 (CR10 and CR20), TM1 and TM2 are cleared to 0 and the interrupt request signal (INTTM2) is generated.

Figure 9-12. External Event Counter Operation Timings (with Rising Edge Specified)



Caution Even if the 16-bit timer/event counter mode is used, when the TM1 count value matches the CR10 value, interrupt request (INTTM1) is generated and the F/F of 8-bit timer/event counter output control circuit 1 is inverted. Thus, when using 8-bit timer/event counter as 16-bit interval timer, set the INTTM1 mask flag TMMK1 to 1 to disable INTTM1 acknowledgment. When reading the 16-bit timer register (TMS) count value, use the 16-bit memory manipulation instruction.

(3) Square-wave output operation

The 8-bit timer event counters 1 and 2 operate as a square-wave output with any selected frequency at intervals of the value preset to 8-bit compare register (CR10 and CR20). To set the count value, set the value of higher 8 bits to CR20 and the value of lower 8 bits to CR10.

The TO2/P32 pin output status is reversed at intervals of the count value preset to CR10 and CR20 by setting bit 4 (TOE2) of the 8-bit timer output control register (TOC1) to 1. This enables a square wave with any selected frequency to be output.


Table 9-10. Square-wave Output Ranges when 2-channel 8-bit Timer/Event Counters (TM1 and TM2) are Used as 16-bit Timer/Event Counter

Minimum F	Pulse Width	Maximum F	Pulse Width	Reso	lution
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^{17} \times 1/fx$ (26.2 ms)	2 ¹⁸ × 1/fx (52.4 ms)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	2 ¹⁸ × 1/fx (52.4 ms)	$2^{19} \times 1/fx$ (104.9 ms)	2 ² × 1/fx (800 ns)	2 ³ × 1/fx (1.6 μs)
$2^{3} \times 1/fx$ (1.6 μ s)	$2^{4} \times 1/fx$ (3.2 μ s)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)
2 ⁴ × 1/fx (3.2 μs)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{20} \times 1/fx$ (209.7 ms)	2 ²¹ × 1/fx (419.4 ms)	$2^{4} \times 1/fx$ (3.2 μ s)	2 ⁵ × 1/fx (6.4 μs)
2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{21} \times 1/fx$ (419.4 ms)	2 ²² × 1/fx (838.9 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^6 \times 1/fx$ (12.8 μ s)
2 ⁶ × 1/fx (12.8 μs)	$2^7 \times 1/fx$ (25.6 μ s)	2 ²² × 1/fx (838.9 ms)	$2^{23} \times 1/fx$ (1.7 s)	$2^{6} \times 1/fx$ (12.8 μ s)	2 ⁷ × 1/fx (25.6 μs)
2 ⁷ × 1/fx (25.6 μs)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{23} \times 1/fx$ (1.7 s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{8} \times 1/f_{X}$ (51.2 μ s)
2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{24} \times 1/fx$ (3.4 s)	$2^{25} \times 1/fx$ (6.7 s)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)
2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)	$2^{25} \times 1/fx$ (6.7 s)	$2^{26} \times 1/fx$ (13.4 s)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)
$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	2 ²⁷ × 1/fx (26.8 s)	$2^{28} \times 1/fx$ (53.7 s)	$2^{11} \times 1/fx$ (409.6 μ s)	2 ¹² × 1/fx (819.2 μs)

 $\textbf{Remarks 1.} \hspace{0.2cm} \textbf{fx} \hspace{0.2cm} : \hspace{0.2cm} \textbf{Main system clock oscillation frequency}$

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

Figure 9-13. Square-wave Output Operation Timing




9.5 Cautions on 8-bit Timer/Event Counters 1 and 2

(1) Timer start errors

An error with a maximum of one clock may occur concerning the time required for a match signal to be generated after timer start. This is because 8-bit timer registers 1 and 2 (TM1 and TM2) are started asynchronously with the count pulse.

Figure 9-14. 8-bit Timer Registers 1 and 2 Start Timing



(2) 8-bit compare register 10 and 20 setting

The 8-bit compare registers 10 and 20 (CR10 and CR20) can be set to 00H.

Thus, when these 8-bit compare registers are used as event counters, one-pulse count operation can be carried out.

When the 8-bit compare register is used as 16-bit timer/event counter, write data to CR10 and CR20 after setting bit 0 (TCE1) of the 8-bit timer mode control register 1 to 0 and stopping timer operation.

TI1, TI2, Input

CR10, CR20

00H

TM1, TM2 Count Value

00H

00H

00H

00H


TO1, TO2

Figure 9-15. External Event Counter Operation Timing

(3) Operation after compare register change during timer count operation

If the values after the 8-bit compare registers 10 and 20 (CR10 and CR20) are changed are smaller than those of 8-bit timer registers (TM1 and TM2), TM1 and TM2 continue counting, overflow and then restart counting from 0. Thus, if the value (M) after CR10 and CR20 change is smaller than value (N) before the change, it is necessary to restart the timer after changing CR10 and CR20.

Figure 9-16. Timing after Compare Register Change during Timer Count Operation



Remark N > X > M

CHAPTER 10 8-BIT TIMER/EVENT COUNTERS 5 AND 6

10.1 8-bit Timer/Event Counters 5 and 6 Functions

The 8-bit timer/event counters 5 and 6 (TM5, TM6) have the following functions.

- Interval timer
- External event counter
- Square-wave output
- PWM output

(1) 8-bit interval timer

Interrupt requests are generated at the preset time intervals.

Table 10-1. 8-bit Timer/Event Counter 5 and 6 Interval Times

Minimum In	terval Width	Maximum In	terval Width	Reso	Resolution		
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0		
_	1/fx	_	28 × 1/fx	_	1/fx		
	(200 ns)		(51.2 μs)		(200 ns)		
1/fx	2 × 1/fx	$2^8 \times 1/fx$	$2^9 \times 1/fx$	1/fx	2 × 1/fx		
(200 ns)	(400 ns)	(51.2 μs)	(102.4 <i>μ</i> s)	(200 ns)	(400 ns)		
2 × 1/fx	$2^2 \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$	2 × 1/fx	$2^2 \times 1/fx$		
(400 ns)	(800 ns)	(102.4 <i>μ</i> s)	(204.8 <i>μ</i> s)	(400 ns)	(800 ns)		
$2^2 \times 1/fx$	2 ³ × 1/fx	$2^{10} \times 1/fx$	2 ¹¹ × 1/fx	$2^2 \times 1/fx$	2 ³ × 1/fx		
(800 ns)	(1.6 <i>μ</i> s)	(204.8 <i>μ</i> s)	(409.6 <i>μ</i> s)	(800 ns)	(1.6 <i>μ</i> s)		
2 ³ × 1/fx	$2^4 \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	2 ³ × 1/fx	$2^4 \times 1/fx$		
(1.6 μs)	(3.2 μs)	(409.6 <i>μ</i> s)	(819.2 <i>μ</i> s)	(1.6 μs)	(3.2 μs)		
$2^4 \times 1/fx$	2 ⁵ × 1/fx	$2^{12} \times 1/fx$	$2^{13} \times 1/fx$	$2^4 \times 1/fx$	2 ⁵ × 1/fx		
(3.2 μs)	(6.4 μs)	(819.2 <i>μ</i> s)	(1.64 ms)	(3.2 μs)	(6.4 μs)		
$2^5 \times 1/fx$	$2^6 \times 1/fx$	$2^{13} \times 1/fx$	$2^{14} \times 1/fx$	2 ⁵ × 1/fx	$2^6 \times 1/fx$		
(6.4 μs)	(12.8 <i>μ</i> s)	(1.64 ms)	(3.28 ms)	(6.4 μs)	(12.8 <i>μ</i> s)		
$2^6 \times 1/fx$	2 ⁷ × 1/fx	$2^{14} \times 1/fx$	$2^{15} \times 1/fx$	$2^6 \times 1/fx$	2 ⁷ × 1/fx		
(12.8 μs)	(25.6 μs)	(3.28 ms)	(6.55 ms)	(12.8 μs)	(25.6 μs)		
$2^7 \times 1/fx$	28 × 1/fx	$2^{15} \times 1/fx$	$2^{16} \times 1/fx$	$2^7 \times 1/fx$	28 × 1/fx		
(25.6 μs)	(51.2 <i>μ</i> s)	(6.55 ms)	(13.1 ms)	(25.6 μs)	(51.2 <i>μ</i> s)		
$2^8 \times 1/fx$	29 × 1/fx	$2^{16} \times 1/fx$	$2^{17} \times 1/fx$	28 × 1/fx	29 × 1/fx		
(51.2 <i>μ</i> s)	(102.4 <i>μ</i> s)	(13.1 ms)	(26.2 ms)	(51.2 <i>μ</i> s)	(102.4 <i>μ</i> s)		
2 ⁹ × 1/fx	$2^{10} \times 1/fx$	$2^{17} \times 1/fx$	$2^{18} \times 1/fx$	2 ⁹ × 1/fx	$2^{10} \times 1/fx$		
(102.4 μs)	(204.8 <i>μ</i> s)	(26.2 ms)	(52.4 ms)	(102.4 μs)	(204.8 <i>μ</i> s)		
$2^{11} \times 1/fx$	$2^{12} \times 1/fx$	$2^{19} \times 1/fx$	$2^{20} \times 1/fx$	$2^{11} \times 1/fx$	$2^{12} \times 1/fx$		
(409.6 μs)	(819.2 μs)	(104.9 ms)	(209.7 ms)	(409.6 μs)	(819.2 μs)		

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 10-2. 8-bit Timer/Event Counters 5 and 6 Square-wave Output Ranges

Minimum F	Pulse Width	Maximum F	Pulse Width	Reso	lution
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
_	1/fx (200 ns)	_	$2^{8} \times 1/f_{X}$ (51.2 μ s)	_	1/fx (200 ns)
1/fx (200 ns)	2 × 1/fx (400 ns)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)	1/fx (200 ns)	2 × 1/fx (400 ns)
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^2 \times 1/fx$ (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)
$2^{3} \times 1/f_{X}$ (1.6 μ s)	$2^4 \times 1/fx$ (3.2 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/\text{fx}$ (819.2 μ s)	$2^{3} \times 1/fx$ (1.6 μ s)	2 ⁴ × 1/fx (3.2 μs)
2 ⁴ × 1/fx (3.2 μs)	2 ⁵ × 1/fx (6.4 μs)	$2^{12} \times 1/fx$ (819.2 μ s)	2 ¹³ × 1/fx (1.64 ms)	$2^{4} \times 1/fx$ (3.2 μ s)	2 ⁵ × 1/fx (6.4 μs)
2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/fx$ (12.8 μ s)
$2^{6} \times 1/fx$ (12.8 μ s)	$2^{7} \times 1/\text{fx}$ (25.6 μ s)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{6} \times 1/\text{fx}$ (12.8 μ s)	$2^{7} \times 1/fx$ (25.6 μ s)
$2^{7} \times 1/fx$ (25.6 μ s)	2 ⁸ × 1/fx (51.2 μs)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^8 \times 1/fx$ (51.2 μ s)
$2^8 \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)
2 ⁹ × 1/fx (102.4 μs)	2 ¹⁰ × 1/fx (204.8 μs)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)	2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/fx$ (204.8 μ s)
$2^{11} \times 1/\text{fx}$ (409.6 μ s)	2 ¹² × 1/fx (819.2 μs)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

3. Figures in parentheses apply to operation with fx = 5.0 MHz.

(4) PWM output

TM5 and TM6 can generate 8-bit resolution PWM output.

10.2 8-bit Timer/Event Counters 5 and 6 Configurations


The 8-bit timer/event counters 5 and 6 consist of the following hardware.

Table 10-3. 8-bit Timer/Event Counters 5 and 6 Configurations

Item	Configuration
Timer register	8 bits × 2 (TM5, TM6)
Register	Compare register: 8 bits × 2 (CR50, CR60)
Timer output	2 (TO5, TO6)
Control register	Timer clock select register 5 and 6 (TCL5, TCL6) 8-bit timer mode control registers 5 and 6 (TMC5, TMC6) Port mode register 10 (PM10)Note

Note Refer to Figure 6-16. Block Diagram of P100 and P101.

Figure 10-1. 8-bit Timer/Event Counters 5 and 6 Block Diagram



Note Refer to **Figure 10-2** for details of configurations of 8-bit timer/event counters 5 and 6 output control circuits.

Remark n = 5, 6

TMCn1 TMCn6 Timer Output F/F1 RESET R LVRn Selector Ω LVSn S TO5/P100/TI5. TO6/P101/TI6 TMCn1 INV PM100. TMCn6 P100, P101 PM101 Output Latch **INTTMn PWM Output Circuit** Timer Output F/F2 TCEn **INTTM**n Level O F/F OVFn **TOEn**

Figure 10-2. Block Diagram of 8-bit Timer/Event Counters 5 and 6 Output Control Circuit

Remarks 1. The section in the broken line is an output control circuit.

2. n = 5, 6

(1) Compare register 50 and 60 (CR50, 60)

These 8-bit registers compare the value set to CR50 to 8-bit timer register 5 (TM5) count value, and the value set to CR60 to the 8-bit timer register 6 (TM6) count value, and, if they match, generate interrupts request (INTTM5 and INTTM6, respectively).

CR50 and CR60 are set with an 8-bit memory manipulation instruction. They cannot be set with a 16-bit memory manipulation instruction. The 00H to FFH values can be set.

RESET input sets CR50 and CR60 values to 00H.

Caution To use PWM mode, set CRn0 value before setting TMCn (n = 5, 6) to PWM mode.

(2) 8-bit timer registers 5 and 6 (TM5, TM6)

These 8-bit registers count count pulses.

TM5 and TM6 are read with an 8-bit memory manipulation instruction.

RESET input sets TM5 and TM6 to 00H.

10.3 8-bit Timer/Event Counters 5 and 6 Control Registers

The following three types of registers are used to control the 8-bit timer/event counters 5 and 6.

- Timer clock select register 5 and 6 (TCL5, TCL6)
- 8-bit timer mode control registers 5 and 6 (TMC5, TMC6)
- Port mode register 10 (PM10)

(1) Timer clock select register 5 (TCL5)

This register sets count clocks of 8-bit timer register 5.

TCL5 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL5 to 00H.

Figure 10-3. Timer Clock Select Register 5 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL5	0	0	0	0	TCL53	TCL52	TCL51	TCL50	FF52H	00H	R/W

TOL 50	TOL 50	TOL 54	TOL 50	8-bit Timer Reg	ister 5 Count Clock Selection					
I CL53	TCL52	TCL51	TCL50		MCS = 1	MCS = 0				
0	0	0	0	TI5 falling edge	TI5 falling edge ^{Note}					
0	0	0	1	TI5 rising edge ^l	15 rising edge ^{Note}					
0	1	0	0	2fxx	(Setting prohibited)	fx	(5.0 MHz)			
0	1	0	1	fxx	fx (5.0 MHz)	fx/2	(2.5 MHz)			
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ²	(1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³	(625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴	(313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵	(156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶	(78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷	(39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸	(19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹	(9.8 kHz)			
1	1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)			
1	1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹²	(1.2 kHz)			
С	Other than above			Setting prohibit	ed	•				

Note When clock is input from the external, timer output (PWM output) cannot be used.

Caution When rewriting TCL5 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. TI5 : 8-bit timer register 5 input pin

4. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) Timer clock select register 6 (TCL6)

This register sets count clocks of 8-bit timer register 6.

TCL6 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL6 to 00H.

Figure 10-4. Timer Clock Select Register 6 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL6	0	0	0	0	TCL63	TCL62	TCL61	TCL60	FF56H	00H	R/W

TOLOR	TOL 60	TOL 04	TCI CO		ster 5 Count Clock Selection						
I CL63	TCL62	I CL61	TCL60		MCS = 1	MCS = 0					
0	0	0	0	TI6 falling edge	T6 falling edge ^{Note}						
0	0	0	1	TI6 rising edge ^N	TI6 rising edge ^{Note}						
0	1	0	0	2fxx	(Setting prohibited)	fx	(5.0 MHz)				
0	1	0	1	fxx	fx (5.0 MHz)	fx/2	(2.5 MHz)				
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ²	(1.25 MHz)				
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³	(625 kHz)				
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴	(313 kHz)				
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵	(156 kHz)				
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶	(78.1 kHz)				
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷	(39.1 kHz)				
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸	(19.5 kHz)				
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹	(9.8 kHz)				
1	1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)				
1	1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹²	(1.2 kHz)				
Other than above Setting prohibited											

Note When clock is input from the external, timer output (PWM output) cannot be used.

Caution When rewriting TCL6 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. TI6 : 8-bit timer register 6 input pin

4. MCS: Bit 0 of oscillation mode selection register (OSMS)

(3) 8-bit timer mode control register 5 (TMC5)

This register enables/stops operation of 8-bit timer register 5, sets the operating mode of 8-bit timer register 5 and controls operation of 8-bit timer/event counter 5 output control circuit.

It sets R-S flip-flop (timer output F/F 1,2) setting/resetting, the active level in PWM mode, inversion enabling/disabling in modes other than PWM mode and 8-bit timer/event counter 5 timer output enabling/disabling. TMC5 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC5 to 00H.

Address After Reset R/W Symbol <7> 5 4 <3> <2> <0> TCE5 TMC56 LVS5 LVR5 TMC51 TOE5 TMC5 0 FF53H 00H R/W TOE5 8-bit Timer/Event Counter 5 Output Control 0 Output disabled (Port mode) 1 Output enabled In PWM Mode In Other Mode TMC51 Active level selection Timer output F/F1 control 0 Active high Inversion operation disabled Active low Inversion operation enabled 8-bit Timer/Event Counter 5 Timer LVS5 LVR5 Output F/F1 Status Setting 0 0 No change Timer output F/F1 reset (0) 0 1 0 Timer output F/F1 set (1) 1 1 Setting prohibited ГМС56 8-bit Timer/Event Counter 5 Operating Mode Selection Clear & start mode on match of TM5 and CR50 PWM mode (free-running) 1 TCE5 8-bit Timer Register 5 Operation Control 0 Operation stop (TM5 clear to 0)

Figure 10-5. 8-bit Timer Output Control Register 5 Format

Cautions 1. Timer operation must be stopped before setting TMC5.

2. If LVS5 and LVR5 are read after data are set, they will be 0.

1

Operation enable

3. Be sure to set bits 4 and 5 to 0.

(4) 8-bit timer mode control register 6 (TMC6)

This register enables/stops operation of 8-bit timer register 6, sets the operating mode of 8-bit timer register 6 and controls operation of 8-bit timer/event counter 6 output control circuit.

It sets R-S flip-flop (timer output F/F 1,2) setting/resetting, active level in PWM mode, inversion enabling/disabling in modes other than PWM mode and 8-bit timer/event counter 6 timer output enabling/disabling. TMC6 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC6 to 00H.

Address After Reset R/W Symbol <7> 5 <3> <2> <0> TMC6 TCE6 TMC66 0 LVS6 LVR6 TMC61 TOE6 FF57H 00H R/W TOE6 8-bit Timer/Event Counter 6 Output Control Output disabled (Port mode) Output enabled 6 In PWM Mode In Other Mode TMC61 Active level selection Timer output F/F1 control Active high Inversion operation disabled 1 Active low Inversion operation enabled 8-bit Timer/Event Counter 6 Timer LVS6 LVR6 Output F/F1 Status Setting 0 0 No change 0 1 Timer output F/F1 reset (0) 1 0 Timer output F/F1 set (1) 1 1 Setting prohibited TMC66 8-bit Timer/Event Counter 6 Operating Mode Selection 0 Clear & start mode on match of TM6 and CR60 1 PWM mode (free-running)

TCE6

0

1

8-bit Timer Register 6 Operation Control

Operation stop (TM6 clear to 0)

Operation enable

Figure 10-6. 8-bit Timer Output Control Register 6 Format

Cautions 1. Timer operation must be stopped before setting TMC6.

- 2. If LVS6 and LVR6 are read after data are set, they will be 0.
- 3. Be sure to set bits 4 and 5 to 0.

(5) Port mode register 10 (PM10)


This register sets port 10 input/output in 1-bit units.

When using the P100/TI5/TO5 and P101/TI6/TO6 pins for timer output, set PM100, PM101 and output latches of P100 and P101 to 0.

PM10 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM10 to FFH.

Figure 10-7. Port Mode Register 10 Format



10.4 8-bit Timer/Event Counters 5 and 6 Operations

10.4.1 Interval timer operations


Setting the 8-bit timer mode control registers (TMC5 and TMC6) as shown in Figure 10-8 allows operation as an interval timer. Interrupt requests are generated repeatedly using the count value preset in 8-bit compare registers (CR50 and CR60) as the interval.

When the count value of the 8-bit timer register 5 or 6 (TM5, TM6) matches the value set to CR50 or CR60, counting continues with the TM5 or TM6 value cleared to 0 and the interrupt request signal (INTTM5, INTTM6) is generated.

Count clock of the 8-bit timer register 5 (TM5) can be selected with the timer clock select register 5 (TCL5) and count clock of the 8 bit timer register 6 (TM6) can be selected with the timer clock select register 6 (TCL6).

For the operation in the case that the value of the compare register is changed during timer count operation, refer to 10.5 Cautions on 8-bit Timer/Event Counters 5 and 6 (3).

Figure 10-8. 8-bit Timer Mode Control Register Settings for Interval Timer Operation



Remarks 1. 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See **10.3 (3), (4)** for details.




Figure 10-9. Interval Timer Operation Timings

Remarks 1. Interval time = $(N + 1) \times t : N = 00H$ to FFH

Table 10-4. 8-bit Timer/Event Counters 5 and 6 Interval Times

TOL = 2	TCL = 2	TOL :: 1	TCL =0	Minimum In	terval Time	Maximum In	iterval Time	Reso	lution
I CLn3	TCLn2	TCLn1	ICLNU	MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
0	0	0	0	TIn input cycle		28 × TIn input cycle		TIn input edge input cycle	
0	0	0	1	TIn inpu	ut cycle	28 × TIn ir	nput cycle	TIn input edg	e input cycle
0	1	0	0	(Setting prohibited)	1/fx (200 ns)	(Setting prohibited)	$2^{8} \times 1/fx$ (51.2 μ s)	(Setting prohibited)	2 × 1/fx (200 ns)
0	1	0	1	1/fx (200 ns)	2 × 1/fx (400 ns)	2 ⁸ × 1/fx (51.2 μs)	$2^9 \times 1/fx$ (102.4 μ s)	1/fx (200 ns)	2 × 1/fx (400 ns)
0	1	1	0	2 × 1/fx (400 ns)	$2^2 \times 1/fx$ (800 ns)	$2^9 \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	2 × 1/fx (400 ns)	$2^2 \times 1/fx$ (800 ns)
0	1	1	1	2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)
1	0	0	0	$2^{3} \times 1/f_{X}$ (1.6 μ s)	$2^4 \times 1/fx$ (3.2 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^4 \times 1/fx$ (3.2 μ s)
1	0	0	1	$2^4 \times 1/fx$ (3.2 μ s)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^4 \times 1/fx$ (3.2 μ s)	$2^{5} \times 1/fx$ (6.4 μ s)
1	0	1	0	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^6 \times 1/fx$ (12.8 μ s)
1	0	1	1	$2^6 \times 1/f_X$ (12.8 μ s)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{7} \times 1/fx$ (25.6 μ s)
1	1	0	0	$2^7 \times 1/fx$ (25.6 μ s)	$2^8 \times 1/fx$ (51.2 μ s)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{8} \times 1/fx$ (51.2 μ s)
1	1	0	1	2 ⁸ × 1/fx (51.2 <i>μ</i> s)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^9 \times 1/fx$ (102.4 μ s)
1	1	1	0	2 ⁹ × 1/fx (102.4 μs)	$2^{10} \times 1/fx$ (204.8 μ s)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)	$2^9 \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)
1	1	1	1	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)
Oth	er than	above	•	Setting proh	ibited	,			

Remarks 1. fx : Main system clock oscillation frequency

2. MCS : Bit 0 of oscillation mode select register (OSMS)

3. TCLn0 to TCLn3: Bits 0 to 3 of timer clock selection register n (TCLn)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.


10.4.2 External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI5/P100/TO5 and TI6/P101/TO6 pins with 8-bit timer registers 5 and 6 (TM5 and TM6).

TM5 and TM6 are incremented each time the valid edge specified with timer clock select registers 5 and 6 (TCL5 and TCL6) is input. Either rising or falling edge can be selected.

When the TM5 and TM6 counted values match the values of 8-bit compare registers (CR50 and CR60), TM5 and TM6 are cleared to 0 and the interrupt request signals (INTTM5 and INTTM6) are generated.


Figure 10-10. 8-bit Timer Mode Control Register Setting for External Event Counter Operation



Remarks 1. n = 5, 6

2. x: don't care

Figure 10-11. External Event Counter Operation Timings (with Rising Edge Specified)



Remarks 1. N = 00H to FFH


10.4.3 Square-wave output

The 8-bit timer event counters 5 and 6 operate as a square wave output with any selected frequency at intervals of the value preset to 8-bit compare register (CR50 and CR60).

The TO5/P100/TI5 or TO6/P101/TI6 pin output status is reversed at intervals of the count value preset to CR50 or CR60 by setting bit 1 (TMC51) and bit 0 (TOE5) of the 8-bit timer output control register 5 (TMC5), or bit 1 (TMC61) and bit 0 (TOE1) of the 8-bit timer mode control register 6 (TMC6) to 1.

This enables a square wave of any selected frequency to be output.


Figure 10-12. 8-bit Timer Mode Control Register Settings for Square-wave Output Operation



Caution When TI5/P100/TO5 or TI6/P101/TO6 pin is used as the timer output, set port mode register (PM100 or PM101) and output latch to 0.

Remark n = 5, 6

Figure 10-13. Square-wave Output Operation Timing



Note The initial value of TOn output can be set with bits 2 and 3 (LVRn and LVSn) of the 8-bit timer mode control register n (TMCn).

Remark n = 5, 6

Table 10-5. 8-bit Timer/Event Counters 5 and 6 Square-wave Output Ranges

Minimum F	Pulse Time	Maximum I	Pulse Time	Reso	lution
MCS = 1	MCS = 0	MCS = 1	MCS = 0	MCS = 1	MCS = 0
_	1/fx (200 ns)	_	$2^{8} \times 1/f_{X}$ (51.2 μ s)	_	1/fx (200 ns)
1/fx (200 ns)	2 × 1/fx (400 ns)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)	1/fx (200 ns)	2 × 1/fx (400 ns)
2 × 1/fx (400 ns)	2 ² × 1/fx (800 ns)	$2^9 \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)	2 × 1/fx (400 ns)	$2^2 \times 1/fx$ (800 ns)
2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	2 ² × 1/fx (800 ns)	$2^{3} \times 1/fx$ (1.6 μ s)
$2^{3} \times 1/f_{X}$ (1.6 μ s)	$2^4 \times 1/fx$ (3.2 μ s)	$2^{11} \times 1/fx$ (409.6 μ s)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{3} \times 1/f_{X}$ (1.6 μ s)	$2^4 \times 1/\text{fx}$ (3.2 μ s)
2 ⁴ × 1/fx (3.2 μs)	2 ⁵ × 1/fx (6.4 μs)	$2^{12} \times 1/fx$ (819.2 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	2 ⁴ × 1/fx (3.2 μs)	2 ⁵ × 1/fx (6.4 μs)
2 ⁵ × 1/fx (6.4 μs)	$2^{6} \times 1/\text{fx}$ (12.8 μ s)	$2^{13} \times 1/fx$ (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{5} \times 1/fx$ (6.4 μ s)	$2^{6} \times 1/\text{fx}$ (12.8 μ s)
2 ⁶ × 1/fx (12.8 μs)	$2^{7} \times 1/fx$ (25.6 μ s)	$2^{14} \times 1/fx$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{6} \times 1/fx$ (12.8 μ s)	$2^{7} \times 1/fx$ (25.6 μ s)
2 ⁷ × 1/fx (25.6 μs)	2 ⁸ × 1/fx (51.2 μs)	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)	2 ⁷ × 1/fx (25.6 μs)	$2^{8} \times 1/fx$ (51.2 μ s)
2 ⁸ × 1/fx (51.2 μs)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{16} \times 1/fx$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{8} \times 1/fx$ (51.2 μ s)	$2^{9} \times 1/fx$ (102.4 μ s)
$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/\text{fx}$ (204.8 μ s)	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)	$2^{9} \times 1/fx$ (102.4 μ s)	$2^{10} \times 1/fx$ (204.8 μ s)
2 ¹¹ × 1/fx (409.6 μs)	2 ¹² × 1/fx (819.2 μs)	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)	2 ¹¹ × 1/fx (409.6 μs)	2 ¹² × 1/fx (819.2 μs)

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

3. Figures in parentheses apply to operation with fx = 5.0 MHz.

10.4.4 PWM output operations

Setting the 8-bit timer mode control registers (TMC5 and TMC6) as shown in Figure 10-14 allows operation as PWM output. Pulses with the duty rate determined by the values preset in 8-bit compare registers (CR50 and CR60) output from the TO5/P100/TI5 or TO6/P101/TI6 pin.

Select the active level of PWM pulse with bit 1 of the 8-bit timer mode control register 5 (TMC5) or bit 1 of the 8-bit timer mode control register 6 (TMC6).

This PWM pulse has an 8-bit resolution. The pulse can be converted into an analog voltage by integrating it with an external low-pass filter (LPF). Count clock of the 8-bit timer register 5 (TM5) can be selected with the timer clock select register 5 (TCL5) and count clock of the 8-bit timer register 6 (TM6) can be selected with the timer clock select register 6 (TCL6).

PWM output enable/disable can be selected with bit 0 (TOE5) of TMC5 or bit 0 (TOE6) of TMC6.

Sets active level PWM mode

TMn operation enable

Figure 10-14. 8-bit Timer Control Register Settings for PWM Output Operation

Remarks 1. n = 5, 6


2. ×: don't care

CRn0 Changing $(M \rightarrow N)$ Count Clock 00 01 00 01 02 TMn Count Value CRn0 Μ Ν Ν **TCEn INTTMn OVFn** TOn Inactive Level Inactive Level Inactive Level Active Level

Figure 10-15. PWM Output Operation Timings (Active high setting)

Remark n = 5, 6





Remark n = 5, 6

Count Clock 00 00 01 00 01 TMn Count Value CRn0 FF FF FF **TCEn** INTTMn **OVFn** TOn Inactive Level Inactive Level Active Level Inactive Level Active Level

Figure 10-17. PWM Output Operation Timings (CRn0 = FFH, active high setting)

Remark n = 5, 6




Figure 10-18. PWM Output Operation Timings (CRn0 changing, active high setting)

Caution If CRn0 is changed during TMn operation, the value changed is not reflected until TMn overflows.


Remark n = 5, 6

10.5 Cautions on 8-bit Timer/Event Counters 5 and 6

(1) Timer start errors

An error with a maximum of one clock might occur concerning the time required for a match signal to be generated after the timer starts. This is because 8-bit timer registers 5 and 6 (TM5 and TM6) are started asynchronously with the count pulse.

Figure 10-19. 8-bit Timer Registers 5 and 6 Start Timings



(2) Compare registers 50 and 60 sets

The 8-bit compare registers (CR50 and CR60) can be set to 00H.

Thus, when an 8-bit compare register is used as an event counter, one-pulse count operation can be carried out.

TI5, TI6 Input

CR50, CR60

TM5, TM6 Count Value

TO5, TO6


Interrupt Request Flag

Figure 10-20. External Event Counter Operation Timings

(3) Operation after compare register change during timer count operation

If the values after the 8-bit compare registers (CR50 and CR60) are changed are smaller than those of 8-bit timer registers (TM5 and TM6), TM5 and TM6 continue counting, overflow and then restarts counting from 0. Thus, if the value (M) after CR50 and CR60 change is smaller than that (N) before change it is necessary to restart the timer after changing CR50 and CR60.

Figure 10-21. Timings after Compare Register Change during Timer Count Operation



Remark N > X > M

[MEMO]

CHAPTER 11 WATCH TIMER

11.1 Watch Timer Functions

The watch timer has the following functions.

- · Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously.

(1) Watch timer

When the 32.768-kHz subsystem clock is used, a flag (WTIF) is set at 0.5-second or 0.25-second intervals. When the 4.19-MHz (standard: 4.194304 MHz) main system clock is used, a flag (WTIF) is set at 0.5-second or 0.25-second intervals.

Caution 0.5-second intervals cannot be generated with the 5.0-MHz main system clock. You should switch to the 32.768-kHz subsystem clock to generate 0.5-second intervals.

(2) Interval timer

Interrupt requests (INTTM3) are generated at the preset time interval.

Table 11-1. Interval Timer Interval Time

Interval Time	When operated at fxx = 5.0 MHz	When operated at fxx = 4.19 MHz	When operated at fxT = 32.768 kHz
$2^4 imes 1/fw$	410 μs	488 μs	488 μs
$2^5 imes 1/f$ w	819 μs	977 μs	977 μs
$2^6 imes 1/fw$	1.64 ms	1.95 ms	1.95 ms
2 ⁷ × 1/fw	3.28 ms	3.91 ms	3.91 ms
28 × 1/fw	6.55 ms	7.81 ms	7.81 ms
2 ⁹ × 1/fw	13.1 ms	15.6 ms	15.6 ms

fxx : Main system clock frequency (fx or fx/2)
 fx : Main system clock oscillation frequency
 fxt : Subsystem clock oscillation frequency
 fw : Watch timer clock frequency (fxx/2⁷ or fxt)

11.2 Watch Timer Configuration

The watch timer consists of the following hardware.

Table 11-2. Watch Timer Configuration

Item	Configuration			
Counter	5 bits × 1			
Control register	Timer clock select register 2 (TCL2) Watch timer mode control register (TMC2)			

11.3 Watch Timer Control Registers

The following two types of registers are used to control the watch timer.

- Timer clock select register 2 (TCL2)
- Watch timer mode control register (TMC2)

(1) Timer clock select register 2 (TCL2)

This register sets the watch timer count clock.

TCL2 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the watch timer count clock, TCL2 sets the watchdog timer count clock and buzzer output frequency.




Figure 11-1. Watch Timer Block Diagram

Figure 11-2. Timer Clock Select Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL2	TCL27	TCL26	TCL25	TCL24	0	TCL22	TCL21	TCL20	FF42H	00H	R/W

TOL 00	TCL22 TCL21 TCL20		Watchdog Timer Count Clock Selection						
I CL22				MCS = 1	MCS = 0				
0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)				
0	0	1	fxx/2 ⁴ fx/2 ⁴ (313 kHz)		fx/2 ⁵ (156 kHz)				
0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)				
0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)				
1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)				
1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)				
1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)				
1	1	1	fxx/2 ¹¹	f _x /2 ¹¹ (2.4 kHz)	f _x /2 ¹² (1.2 kHz)				

TCL24	Watch Timer Count Clock Selection						
T CL24		MCS = 1	MCS = 0				
0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz) fx/2 ⁸ (19.5 kHz)					
1	fхт (32.768 kHz)						

TOL 07	TCL27 TCL26 TCL25		Buzzer Output Frequency Selection					
I CL2/				MCS = 1	MCS = 0			
0	×	×	Buzzer output disable					
1	0	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)			
1	0	1	fxx/2 ¹⁰	fx/2 ¹⁰ (4.9 kHz)	fx/2 ¹¹ (2.4 kHz)			
1	1	0	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹² (1.2 kHz)			
1	1	1	Setting prohibited					

Caution When rewriting TCL2 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

 $\begin{array}{lll} \textbf{2.} & \text{fx} & : \text{Main system clock oscillation frequency} \\ \textbf{3.} & \text{fx} & : \text{Subsystem clock oscillation frequency} \\ \end{array}$

4. \times : don't care

5. MCS: Bit 0 of oscillation mode selection register (OSMS)

6. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Watch timer mode control register (TMC2)

This register sets the watch timer operating mode, watch flag set time and prescaler interval time and enables/disables prescaler and 5-bit counter operations.

TMC2 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC2 to 00H.

Figure 11-3. Watch Timer Mode Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W	
TMC2	0	TMC26	TMC25	TMC24	TMC23	TMC22	TMC21	TMC20	FF4AH	00H	R/W	
	TMC20	Watc	Vatch Operating Mode Selection									
	0	Norm	Normal operating mode (flag set at fw/2 ¹⁴)									
	1	Fast f	feed op	erating	mode (flag set	at fw/2	2 ⁵)				
	TMC21	Droce	Provide Organization Control									
	0		Prescaler Operation Control Clear after operation stop									
	1		ation en	•								
	TMC22	5-Bit	Counte	r Opera	tion Co	ntrol						
	0	Clear	after o	peration	n stop							
	1	Opera	Operation enable									
		Watc	Watch Flag Set Time Selection									
	TMC23		5.0 MHz				fvv –	4 10 M	Hz Operation		хт = 32.768 kHz	Operation
					111011							Ореганоп
	0		/ (0.4 se					и (0.5 s	<u> </u>		2 ¹⁴ /fw (0.5 sec)	
	1	2 ¹³ /fw	/ (0.2 se	ec)			2 ¹³ /f\	и (0.25	sec)	2	2 ¹³ /fw (0.25 sec)	

TMCOC	TMC26 TMC25 TMC24		Prescaler Interval Time Selection					
I IVIC26			$f_{xx} = 5.0 \text{ MHz Operation}$ $f_{xx} = 4.19 \text{ MHz Operation}$		fxt = 32.768 kHz Operation			
0	0	0	2 ⁴ /fw (410 <i>µ</i> s)	2 ⁴ /fw (488 μs)	2 ⁴ /fw (488 μs)			
0	0	1	2 ⁵ /fw (819 <i>µ</i> s)	2 ⁵ /fw (977 μs)	2 ⁵ /fw (977 <i>µ</i> s)			
0	1	0	2 ⁶ /fw (1.64 ms)	2 ⁶ /fw (1.95 ms)	2 ⁶ /fw (1.95 ms)			
0	1	1	2 ⁷ /fw (3.28 ms)	2 ⁷ /fw (3.91 ms)	2 ⁷ /fw (3.91 ms)			
1	0	0	2 ⁸ /fw (6.55 ms)	2 ⁸ /fw (7.81 ms)	2 ⁸ /fw (7.81 ms)			
1	0	1	2 ⁹ /fw (13.1 ms)	2 ⁹ /fw (15.6 ms)	2 ⁹ /fw (15.6 ms)			
Other than above Setting prohibited								

Caution When the watch timer is used, the prescaler should not be cleared frequently.

Remark fw: Watch timer clock frequency (fxx/ 2^7 or fxT)

 f_{XX} : Main system clock frequency (fx or fx/2) fx : Main system clock oscillation frequency fxT : Subsystem clock oscillation frequency

11.4 Watch Timer Operations

11.4.1 Watch timer operation

When the 32.768-kHz subsystem clock or 4.19-MHz main system clock is used, the timer operates as a watch timer with a 0.5-second or 0.25-second interval.

The watch timer sets the test input flag (WTIF) to 1 at the constant time interval. The standby state (STOP mode/HALT mode) can be cleared by setting WTIF to 1.

When bit 2 (TIMC22) of the watch timer mode control register (TMC2) is set to 0, the 5-bit counter is cleared and the count operation stops.

For simultaneous operation of the interval timer, zero-second start can be achieved by setting TMC22 to 0 (maximum error: 26.2 ms when operated at fxx = 5.0 MHz).

11.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt requests repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (TMC24 to TMC26) of the watch timer mode control register (TMC2).

TMC26 TMC25 TMC24 Interval Time When operated at When operated at When operated at fxx = 4.19 MHz $f_{XT} = 32.768 \text{ kHz}$ fxx = 5.0 MHz $2^4 \times 1/f_W$ 0 0 0 410 μs 488 μs 488 μs 0 0 1 $2^5 \times 1/fw$ 819 μs 977 μs 977 μs 0 1 0 $2^6 \times 1/f_W$ 1.64 ms 1.95 ms 1.95 ms $2^7 \times 1/f_W$ 3.91 ms 0 3.28 ms 1 1 3.91 ms $2^8 \times 1/f_W$ 1 0 0 6.55 ms 7.81 ms 7.81 ms $2^9 \times 1/fw$ 13.1 ms 15.6 ms 15.6 ms 1 Other than above Setting prohibited

Table 11-3. Interval Timer Interval Time

fxx : Main system clock frequency (fx or fx/2)
fx : Main system clock oscillation frequency
fxT : Subsystem clock oscillation frequency
fw : Watch timer clock frequency (fxx/2⁷ or fxT)

TMC24 to TMC26: Bits 4 to 6 of watch timer mode control register (TMC2)

CHAPTER 12 WATCHDOG TIMER

12.1 Watchdog Timer Functions

The watchdog timer has the following functions.

- · Watchdog timer
- Interval timer

Caution Select the watchdog timer mode or the interval timer mode with the watchdog timer mode register (WDTM) (the watchdog timer and the interval timer cannot be used simultaneously).

(1) Watchdog timer mode

A runaway is detected. Upon detection of the runaway, a non-maskable interrupt request or RESET can be generated.

Table 12-1. Watchdog Timer Runaway Detection Times

Runaway Detection Time	MCS = 1	MCS = 0
$2^{11} \times 1/fxx$	$2^{11} \times 1/fx (410 \ \mu s)$	$2^{12} \times 1/fx$ (819 μ s)
$2^{12} \times 1/fxx$	$2^{12} \times 1/fx$ (819 μ s)	$2^{13} \times 1/fx (1.64 \text{ ms})$
$2^{13} \times 1/fxx$	$2^{13} \times 1/fx (1.64 \text{ ms})$	$2^{14} \times 1/fx$ (3.28 ms)
$2^{14} \times 1/fxx$	$2^{14} \times 1/fx$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)
$2^{15} \times 1/fxx$	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)
$2^{16} \times 1/fxx$	$2^{16} \times 1/fx$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)
$2^{17} \times 1/fxx$	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)
$2^{19} \times 1/fxx$	$2^{19} \times 1/fx (104.9 ms)$	$2^{20} \times 1/fx$ (209.7 ms)

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) Interval timer mode

Interrupt requests are generated at the preset time intervals.

Table 12-2. Interval Times

Interval Time	MCS = 1	MCS = 0
$2^{11} \times 1/fxx$	$2^{11} \times 1/fx$ (410 μ s)	$2^{12} \times 1/fx$ (819 μ s)
2 ¹² × 1/fxx	2 ¹² × 1/fx (819 μs)	$2^{13} \times 1/fx (1.64 \text{ ms})$
$2^{13} \times 1/fxx$	$2^{13} \times 1/fx (1.64 \text{ ms})$	$2^{14} \times 1/fx$ (3.28 ms)
2 ¹⁴ × 1/fxx	2 ¹⁴ × 1/fx (3.28 ms)	2 ¹⁵ × 1/fx (6.55 ms)
$2^{15} \times 1/fxx$	$2^{15} \times 1/fx (6.55 \text{ ms})$	$2^{16} \times 1/fx$ (13.1 ms)
$2^{16} \times 1/fxx$	$2^{16} \times 1/fx (13.1 ms)$	$2^{17} \times 1/fx$ (26.2 ms)
$2^{17} \times 1/fxx$	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)
2 ¹⁹ × 1/fxx	$2^{19} \times 1/fx (104.9 \text{ ms})$	$2^{20} \times 1/fx$ (209.7 ms)

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)


12.2 Watchdog Timer Configuration

The watchdog timer consists of the following hardware.

Table 12-3. Watchdog Timer Configuration

Item	Configuration				
Control register	Timer clock select register 2 (TCL2) Watchdog timer mode register (WDTM)				

Figure 12-1. Watchdog Timer Block Diagram



12.3 Watchdog Timer Control Registers

The following two types of registers are used to control the watchdog timer.

- Timer clock select register 2 (TCL2)
- Watchdog timer mode register (WDTM)

(1) Timer clock select register 2 (TCL2)

This register sets the watchdog timer count clock.

TCL2 is set with 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the watchdog timer count clock, TCL2 sets the watch timer count clock and buzzer output frequency.

Figure 12-2. Timer Clock Select Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL2	TCL27	TCL26	TCL25	TCL24	0	TCL22	TCL21	TCL20	FF42H	00H	R/W

TCI 00	TOL 04	TCI 20		Count Clock Selection	
IICLZZ	ICLZI	TCL20		MCS = 1	MCS = 0
0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)
0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)
0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)
0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)
1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)
1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)
1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)
1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹² (1.2 kHz)

TCI 24	Watch Timer Count Clock Selection									
TCL24		MCS = 1	MCS = 0							
0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)							
1	fxt (32.768 kHz)	хт (32.768 kHz)								

TCI 27	27 TCL26 TCL25		Buzzer Output Frequency Selection							
I CL27	I CL26	TCL25		MCS = 1	MCS = 0					
0	×	×	Buzzer output disa	Buzzer output disable						
1	0	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)					
1	0	1	fxx/2 ¹⁰	fx/2 ¹⁰ (4.9 kHz)	fx/2 ¹¹ (2.4 kHz)					
1	1	0	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹² (1.2 kHz)					
1	1	1	Setting prohibited							

Caution When rewriting TCL2 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency3. fxT : Subsystem clock oscillation frequency

4. × : don't care

5. MCS: Bit 0 of oscillation mode selection register (OSMS)

6. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

★ (2) Watchdog timer mode register (WDTM)

This register sets the watchdog timer operating mode and enables/disables counting. WDTM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets WDTM to 00H.

After 5 3 Address R/W Symbol <7> 4 2 0 Reset WDTM RUN 0 0 WDTM4 WDTM3 0 FFF9H 00H R/W Watchdog Timer Operation Mode WDTM4 WDTM3 Selection Note Interval timer mode Note 2 0 (Maskable interrupt occurs upon generation of an overflow.) Watchdog timer mode 1 0 1 (Non-maskable interrupt occurs upon generation of an overflow.) Watchdog timer mode 2 1 (Reset operation is activated upon generation of an overflow.) Watchdog Timer Operation Mode Selection Note 3 RUN 0 Count stop Counter is cleared and counting starts.

Figure 12-3. Watchdog Timer Mode Register Format

- Notes 1. Once set to 1, WDTM3 and WDTM4 cannot be cleared to 0 by software.
 - 2. Operation as an interval timer is started as soon as is set to 1.
 - 3. Once set to 1, RUN cannot be cleared to 0 by software. Thus, once counting starts, it can only be stopped by RESET input.
- Cautions 1. When 1 is set in RUN so that the watchdog timer is cleared, the actual overflow time is up to 0.5 % shorter than the time set by timer clock select register 2 (TCL2).
 - 2. When using the watchdog timer modes 1 and 2, be sure that the interrupt request flag (TMIF4) is 0 before setting WDTM4 to 1. If WDTM4 is set to 1 while TMIF4 is 1, a non-maskable interrupt requests generated regardless of the contents of WDTM3.

Remark x: don't care

12.4 Watchdog Timer Operations

12.4.1 Watchdog timer operation

When bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1, the watchdog timer is operated to detect any runaway.

The watchdog timer count clock (runaway detection time interval) can be selected with bits 0 to 2 (TCL20 to TCL22) of the timer clock select register 2 (TCL2).

Watchdog timer starts by setting bit 7 (RUN) of WDTM to 1. After the watchdog timer is started, set RUN to 1 within the set runaway detection time interval. The watchdog timer can be cleared and counting is started by setting RUN to 1. If RUN is not set to 1 and the runaway detection time is past, system reset or a non-maskable interrupt request is generated according to the WDTM bit 3 (WDTM3) value.

The watchdog timer can be cleared when RUN is set to 1.

The watchdog timer continues operating in the HALT mode but it stops in the STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the watchdog timer and then execute the STOP instruction.

- Cautions 1. The actual runaway detection time may be shorter than the set time by a maximum of 0.5 %.
 - 2. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

TCL22	TCL21	TCL20	Runaway Detection Time	MCS = 1	MCS = 0
0	0	0	$2^{11} \times 1/fxx$	$2^{11} \times 1/f_{\rm X}$ (410 μ s)	$2^{12} \times 1/fx (819 \ \mu s)$
0	0	1	$2^{12} \times 1/fxx$	$2^{12} \times 1/fx$ (819 μ s)	$2^{13} \times 1/fx$ (1.64 ms)
0	1	0	2 ¹³ × 1/fxx	$2^{13} \times 1/fx$ (1.64 ms)	2 ¹⁴ × 1/fx (3.28 ms)
0	1	1	$2^{14} \times 1/fxx$	$2^{14} \times 1/f_X$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)
1	0	0	$2^{15} \times 1/fxx$	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)
1	0	1	$2^{16} \times 1/fxx$	$2^{16} \times 1/f_X$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)
1	1	0	$2^{17} \times 1/fxx$	2 ¹⁷ × 1/fx (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)
1	1	1	2 ¹⁹ × 1/fxx	2 ¹⁹ × 1/fx (104.9 ms)	2 ²⁰ × 1/fx (209.7 ms)

Table 12-4. Watchdog Timer Runaway Detection Time

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS : Bit 0 of oscillation mode selection register (OSMS)

4. TCL20 to TCL22: Bits 0 to 2 of timer clock selection register 2 (TCL2)

5. Figures in parentheses apply to operation with fx = 5.0 MHz.

★ 12.4.2 Interval timer operation

The watchdog timer operates as an interval timer which generates interrupt requests repeatedly at an interval of the preset count value when bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 0, respectively.

The count clock (interval time) can be selected with bits 0 to 2 (TCL20 to TCL22) of the timer clock select register 2 (TCL2). The watchdog timer starts operation as an interval timer when bit 7 (RUN) of WDTM is set to 1.

When the watchdog timer operated as interval timer, the interrupt mask flag (TMMK4) and priority specify flag (TMPR4) are validated and the maskable interrupt request (INTWDT) can be generated. Among maskable interrupt requests, the INTWDT default has the highest priority.

The interval timer continues operating in the HALT mode but it stops in STOP mode. Thus, set bit 7 (RUN) of WDTM to 1 before the STOP mode is set, clear the interval timer and then execute the STOP instruction.

- Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (with the watchdog timer mode selected), the interval timer mode is not set unless RESET input is applied.
 - 2. The interval time just after setting with WDTM may be shorter than the set time by a maximum of 0.5 %.
 - 3. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

TCL22	TCL21	TCL20	Interval Time	MCS = 1	MCS = 0
0	0	0	$2^{11} \times 1/fxx$	$2^{11} \times 1/fx$ (410 μ s)	$2^{12} \times 1/f_{\rm X}$ (819 μ s)
0	0	1	$2^{12} \times 1/fxx$	$2^{12} \times 1/fx$ (819 μ s)	$2^{13} \times 1/fx$ (1.64 ms)
0	1	0	$2^{13} \times 1/fxx$	$2^{13} \times 1/fx$ (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)
0	1	1	$2^{14} \times 1/fxx$	$2^{14} \times 1/f_X$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)
1	0	0	$2^{15} \times 1/fxx$	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)
1	0	1	$2^{16} \times 1/fxx$	$2^{16} \times 1/f_X$ (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)
1	1	0	$2^{17} \times 1/fxx$	$2^{17} \times 1/f_{\rm X}$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)
1	1	1	$2^{19} \times 1/fxx$	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)

Table 12-5. Interval Timer Interval Time

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS : Bit 0 of oscillation mode selection register (OSMS)

4. TCL20 to TCL22: Bits 0 to 2 of timer clock select register 2 (TCL2)

5. Figures in parentheses apply to operation with fx = 5.0 MHz.

CHAPTER 13 CLOCK OUTPUT CONTROL CIRCUIT

13.1 Clock Output Control Circuit Functions

The clock output control circuit is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSI. Clocks selected with the timer clock select register 0 (TCL0) are output from the PCL/P35 pin.

Follow the procedure below to output clock pulses.

- <1> Select the clock pulse output frequency (with clock pulse output disabled) with bits 0 to 3 (TCL00 to TCL03) of TCL0.
- <2> Set the P35 output latch to 0.
- <3> Set bit 5 (PM35) of port mode register 3 (PM3) to 0 (set to output mode).
- <4> Set bit 7 (CLOE) of timer clock select register 0 (TCL0) to 1.

Caution Clock output cannot be used when setting P35 output latch to 1.

Remark When clock output enable/disable is switched, the clock output control circuit does not output pulses with small widths (See the portions marked with * in Figure 13-1).

PCL/P35 Pin Output

Figure 13-1. Remote Controlled Output Application Example


13.2 Clock Output Control Circuit Configuration

The clock output control circuit consists of the following hardware.

Table 13-1. Clock Output Control Circuit Configuration

Item	Configuration				
Control register	Timer clock select register 0 (TCL0) Port mode register 3 (PM3)				

Figure 13-2. Clock Output Control Circuit Block Diagram



13.3 Clock Output Function Control Registers

The following two types of registers are used to control the clock output function.

- Timer clock select register 0 (TCL0)
- Port mode register 3 (PM3)

(1) Timer clock select register 0 (TCL0)

This register sets PCL output clock.

TCL0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TCL0 to 00H.

Remark Besides setting PCL output clock, TCL0 sets the 16-bit timer register count clock.

Figure 13-3. Timer Clock Select Register 0 Format

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL0	CLOE	TCL06	TCL05	TCL04	TCL03	TCL02	TCL01	TCL00	FF40H	00H	R/W

TCI 02	TCI 00	TOL 04	TCI 00	PCL Output Cl	ock Selection				
TCL03	TCL02	TCL01	TCL00		MCS = 1	MCS = 0			
0	0	0	0	fхт (32.768 kHz	c)				
0	1	0	1	fxx	fx (5.0 MHz)	fx/2 (2.5 MHz)			
0	1	1	0	fxx/2	fx/2 (2.5 MHz)	fx/2 ² (1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	1	0	0	fxx/2 ⁷	xx/2 ⁷ fx/2 ⁷ (39.1 kHz) fx/2 ⁸ (19.5 kHz)				
Other than above		Setting prohibit	ed						

TOLOG	TOL OF	TCI 04		ter Count Clock Selection						
TCL06	TCL05	TCL04		MCS = 1	MCS = 0					
0	0	0	TI00 (Valid edge s	I00 (Valid edge specifiable)						
0	0	1	2fxx	Setting prohibited	fx (5.0 MHz)					
0	1	0	fxx	fx (5.0 MHz)	fx/2 (2.5 MHz)					
0	1	1	fxx/2	fx/2 (2.5 MHz)	fx/2 ² (1.25 MHz)					
1	0	0	fxx/2 ²	$f_{x}/2^{2}$ (1.25 MHz) $f_{x}/2^{3}$ (625 kHz)						
1	1	1	Watch Timer Output (INTTM3)							
Other than above		oove	Setting prohibited	Setting prohibited						

CLOE	PCL Output Control
0	Output disable
1	Output enable

Cautions 1. Setting of the TI00/P00/INTP0 pin valid edge is performed by external interrupt mode register 0 (INTM0), and selection of the sampling clock frequency is performed by the sampling clock selection register (SCS).

- 2. When enabling PCL output, set TCL00 to TCL03, then set 1 in CLOE with a 1-bit memory manipulation instruction.
- 3. To read the count value when TI00 has been specified as the TM0 count clock, the value should be read from TM0, not from capture/compare register 01 (CR01).
- 4. When rewriting TCL0 to other data, stop the clock operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. fxT : Subsystem clock oscillation frequency

4. TI00: 16-bit timer/event counter input pin

5. TM0 : 16-bit timer register

6. MCS: Bit 0 of oscillation mode selection register (OSMS)

7. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Port mode register 3 (PM3)


This register set port 3 input/output in 1-bit units.

When using the P35/PCL pin for clock output function, set PM35 and output latch of P35 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 13-4. Port Mode Register 3 Format



[MEMO]

CHAPTER 14 BUZZER OUTPUT CONTROL CIRCUIT

14.1 Buzzer Output Control Circuit Functions

The buzzer output control circuit outputs 1.2-kHz, 2.4-kHz, 4.9-kHz, or 9.8-kHz frequency square waves. The buzzer frequency selected with timer clock select register 2 (TCL2) is output from the BUZ/P36 pin.

Follow the procedure below to output the buzzer frequency.

- <1> Select the buzzer output frequency with bits 5 to 7 (TCL25 to TCL27) of TCL2.
- <2> Set the P36 output latch to 0.
- <3> Set bit 6 (PM36) of port mode register 3 (PM3) to 0 (Set to output mode).

Caution Buzzer output cannot be used when setting P36 output latch to 1.


14.2 Buzzer Output Control Circuit Configuration

The buzzer output control circuit consists of the following hardware.

Table 14-1. Buzzer Output Control Circuit Configuration

Item	Configuration
Control register	Timer clock select register 2 (TCL2) Port mode register 3 (PM3)

Figure 14-1. Buzzer Output Control Circuit Block Diagram



14.3 Buzzer Output Function Control Registers

The following two types of registers are used to control the buzzer output function.

- Timer clock select register 2 (TCL2)
- Port mode register 3 (PM3)

(1) Timer clock select register 2 (TCL2)

This register sets the buzzer output frequency.

TCL2 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the buzzer output frequency, TCL2 sets the watch timer count clock and the watchdog timer count clock.

Figure 14-2. Timer Clock Select Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL2	TCL27	TCL26	TCL25	TCL24	0	TCL22	TCL21	TCL20	FF42H	00H	R/W

TCI 00	TCI 04	TCI 20	TCI 20	TCI 20	TCI 20	Watchdog Timer Count Clock Selection		
I CL22	22 TCL21 TCL20			MCS = 1	MCS = 0			
0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)			
0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)			
0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)			
1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)			
1	1	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)			
1	1	1	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹² (1.2 kHz)			

TCL24	Watch Timer Count Clock Selection			
TCL24		MCS = 1	MCS = 0	
0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)	
1	fxT (32.768 kHz)			

TCI 07	7 TCL26 TCL25		Buzzer Output Fre	quency Selection	
TCL27				MCS = 1	MCS = 0
0	×	×	Buzzer output disa	able	
1	0	0	fxx/2 ⁹	fx/2 ⁹ (9.8 kHz)	fx/2 ¹⁰ (4.9 kHz)
1	0	1	fxx/2 ¹⁰	fx/2 ¹⁰ (4.9 kHz)	fx/2 ¹¹ (2.4 kHz)
1	1	0	fxx/2 ¹¹	fx/2 ¹¹ (2.4 kHz)	fx/2 ¹² (1.2 kHz)
1	1	1	Setting prohibited		

Caution When rewriting TCL2 to other data, stop the timer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency
 3. fxT : Subsystem clock oscillation frequency

4. × : don't care

5. MCS: Bit 0 of oscillation mode selection register (OSMS)

6. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P36/BUZ pin for buzzer output function, set PM36 and output latch of P36 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 14-3. Port Mode Register 3 Format



CHAPTER 15 A/D CONVERTER

15.1 A/D Converter Functions

The A/D converter converts an analog input into a digital value. It consists of 8 channels (ANI0 to ANI7) with an 8-bit resolution.

The conversion method is based on successive approximation and the conversion result is held in the 8-bit A/D conversion result register (ADCR).

The following two ways are available to start A/D conversion.

(1) Hardware start

Conversion is started by trigger input (INTP3).

(2) Software start

Conversion is started by setting the A/D converter mode register (ADM).

A/D conversion should be carried out by selecting 1-channel analog input from ANI0 to ANI7. In the case of hardware start, A/D conversion operation stops when an A/D conversion operation ends and an interrupt request (INTAD) is generated. In the case of software start, the A/D conversion operation is repeated. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

15.2 A/D Converter Configuration

The A/D converter consists of the following hardware.

Table 15-1. A/D Converter Configuration

Item	Configuration
Analog input	8 channels (ANI0 to ANI7)
Control register	A/D converter mode register (ADM) A/D converter input select register (ADIS) External interrupt mode register 1 (INTM1)
Register	Successive approximation register (SAR) A/D conversion result register (ADCR)




Figure 15-1. A/D Converter Block Diagram

- Notes 1. Selector to select the number of channels to be used for analog input.
 - 2. Selector to select the channel for A/D conversion.
 - 3. Bits 0 and 1 of external interrupt mode register 1 (INTM1)

(1) Successive approximation register (SAR)

This register compares the analog input voltage value to the voltage tap (compare voltage) value applied from the series resistor string and holds the result from the most significant bit (MSB).

When up to the least significant bit (LSB) is held (termination of A/D conversion), the SAR contents are transferred to the A/D conversion result register (ADCR).

(2) A/D conversion result register (ADCR)

This register holds the A/D conversion result. Each time A/D conversion terminates, the conversion result is loaded from the successive approximation register.

ADCR is read with an 8-bit memory manipulation instruction.

RESET input makes ADCR undefined.

(3) Sample & hold circuit

The sample & hold circuit samples each analog input signal sequentially applied from the input circuit and sends it to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input to the series resistor string output voltage.

(5) Series resistor string

The series resistor string is connected between AVREFO to AVss and generates a voltage to be compared to the analog input.

(6) ANIO to ANI7 pins

These are 8-channel analog input pins to input analog signals to undergo A/D conversion to the A/D converter.

Pins other than those selected as analog input by the A/D converter input select register (ADIS) can be used as input/output ports.

- Cautions 1. Use ANI0 to ANI7 input voltages within the specified range. If a voltage higher than AVREFO or lower than AVss is applied (even if within the absolute maximum ratings), the converted value of the corresponding channel becomes indeterminate and may adversely affect the converted values of other channels.
 - Analog input (ANI0 to ANI7) pins also function as input/output port (Port 1) pins. When A/D conversion is being performed with any one of ANI0 to ANI7 pins selected, do not execute an input instruction using Port 1 during the conversion operation, otherwise, the conversion resolution may be deteriorated.

If a digital pulse is applied to a pin adjacent to a pin used in A/D conversion, the desired A/D conversion value may not be obtained due to the coupling noise. Do not apply a pulse to a pin adjacent to a pin used in A/D conversion.

*

(7) AVREFO pin

This pin inputs the A/D converter reference voltage.

It converts signals input to ANI0 to ANI7 into digital signals according to the voltage applied between AVREFO and AVss.

The current flowing in the series resistor string can be reduced by setting the voltage to be input to the AVREFO pin to AVss level in standby mode.

Caution A series resistance string of approximately 10 k Ω is connected between AVREFO pin and AVss pin. Therefore, the reference supply voltage is made as if it were connected in parallel with the series resistance string between AVREFO pin and AVss pin if the output impedance of the reference supply voltage source is high. As a result, the reference voltage error will increase.

(8) AVss pin

This is a GND potential pin of the A/D converter. Keep it at the same potential as the Vss pin when not using the A/D converter.

(9) AVDD pin

This is an analog power supply pin of the A/D converter. Keep it at the same potential as the V_{DD} pin even when not using the A/D converter.

15.3 A/D Converter Control Registers

The following three types of registers are used to control the A/D converter.

- A/D converter mode register (ADM)
- A/D converter input select register (ADIS)
- External interrupt mode register 1 (INTM1)

(1) A/D converter mode register (ADM)

This register sets the analog input channel for A/D conversion, conversion time, conversion start/stop and external trigger.

ADM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADM to 01H.

Figure 15-2. A/D Converter Mode Register Format

After 5 3 0 R/W <7> <6> 2 Address Symbol Reset ADM3 ADM2 ADM1 HSC CS TRG FR1 FR0 FF80H ADM 01H R/W

ADM3	ADM2	ADM1	Analog Input Channel Selection
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

			A/D Conversion Time Selection ^{Note 1}				
FR1	FR0	HSC	fx = 5.0-MHz Operation		fx = 4.19-MHz Operation		
			MCS = 1	MCS = 0	MCS = 1	MCS = 0	
0	0	1	80/fx (Setting prohibited ^{Note 2})	160/fx (32.0 μs)	80/fx (19.1 μs)	160/fx (38.1 μs)	
0	1	1	40/fx (Setting prohibited ^{Note 2})	80/f× (Setting prohibited ^{Note 2})	40/fx (Setting prohibited ^{Note 2})	80/fx (19.1 μs)	
1	0	0	50/fx (Setting prohibited ^{Note 2})	100/fx (20.0 µs)	50/fx (Setting prohibitedNote 2)	100/fx (23.8 μs)	
1	0	1	100/fx (20.0 μs)	200/fx (40.0 μs)	100/fx (23.8 μs)	200/fx (47.7 μs)	
Other	combin	ations	Setting prohibited				

TR	₹G	External Trigger Selection			
	0	No external trigger (software starts)			
1	1	Conversion started by external trigger (hardware starts)			

CS	A/D Conversion Operation Control		
0	Operation stop		
1	Operation start		

Notes 1. Set so that the A/D conversion time is 19.1 μ s or more.

2. Setting prohibited because A/D conversion time is less than 19.1 μs .

Cautions 1. The following sequence is recommended for power consumption reduction of A/D converter when the standby function is used: Clear bit 7 (CS) to 0 first to stop the A/D conversion operation, and then execute the HALT or STOP instruction.

2. When restarting the stopped A/D conversion operation, start the A/D conversion operation after clearing the interrupt request flag (ADIF) to 0.

Remarks 1. fx : Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode selection register (OSMS)

(2) A/D converter input select register (ADIS)


This register determines whether the ANIO/P10 to ANI7/P17 pins should be used for analog input channels or ports. Pins other than those selected as analog input can be used as input/output ports. ADIS is set with an 8-bit memory manipulation instruction.

RESET input sets ADIS to 00H.

Cautions 1. Set the analog input channel in the following order.

- <1> Set the number of analog input channels with ADIS.
- <2> Using the A/D converter mode register (ADM), select one channel to undergo A/D conversion from among the channels set for analog input with ADIS.
- 2. No on-chip pull-up resistor can be used for the channels set for analog input with ADIS, irrespective of the value of bit 1 (PUO1) of the pull-up resistor option register L (PUOL).

Figure 15-3. A/D Converter Input Select Register Format




(3) External interrupt mode register 1 (INTM1)

This register sets the valid edge for INTP3 to INTP6.

INTM1 is set with an 8-bit memory manipulation instruction.

RESET input sets INTM1 to 00H.

Figure 15-4. External Interrupt Mode Register 1 Format



15.4 A/D Converter Operations

15.4.1 Basic operations of A/D converter

- <1> Set the number of analog input channels with A/D converter input select register (ADIS).
- <2> From among the analog input channels set with ADIS, select one channel for A/D conversion with A/D converter mode register (ADM).
- <3> Sample the voltage input to the selected analog input channel with the sample & hold circuit.
- <4> Sampling for the specified period of time sets the sample & hold circuit to the hold state so that the circuit holds the input analog voltage until termination of A/D conversion.
- <5> Bit 7 of the successive approximation register (SAR) is set and the tap selector sets the series resistor string voltage tap to (1/2) AVREFO.
- <6> The voltage difference between the series resistor string voltage tap and analog input is compared with a voltage comparator. If the analog input is greater than (1/2) AVREFO, the MSB of SAR remains set. If the input is smaller than (1/2) AVREFO, the MSB is reset.
- <7> Next, bit 6 of SAR is automatically set and the operation proceeds to the next comparison. In this case, the series resistor string voltage tap is selected according to the preset value of bit 7 as described below.
 - Bit 7 = 1: (3/4) AVREFO
 - Bit 7 = 0: (1/4) AVREFO

The voltage tap and analog input voltage are compared and bit 6 of SAR is manipulated with the result as follows.

- Analog input voltage ≥ Voltage tap: Bit 6 = 1
- Analog input voltage < Voltage tap: Bit 6 = 0
- <8> Comparison of this sort continues up to bit 0 of SAR.
- <9> Upon completion of the comparison of 8 bits, any effective digital resultant value remains in SAR and the resultant value is transferred to and latched in the A/D conversion result register (ADCR).

At the same time, the A/D conversion termination interrupt request (INTAD) can also be generated.

 \star




Figure 15-5. A/D Converter Basic Operation

A/D conversion operations are performed continuously until bit 7 (CS) of ADM is reset (0) by software.

If a write to the ADM is performed during an A/D conversion operation, the conversion operation is initialized, and if the CS bit is set (1), conversion starts again from the beginning.

After RESET input, the value of ADCR is undefined.

15.4.2 Input voltage and conversion results

The relation between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the A/D conversion result (the value stored in A/D conversion result register (ADCR)) is shown by the following expression.

ADCR = INT
$$\left(\frac{V_{IN}}{AV_{REF0}} \times 256 + 0.5\right)$$

or

$$(\mathsf{ADCR} - 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{256} \leq \mathsf{Vin} < (\mathsf{ADCR} + 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{256}$$


Where, INT (): Function which returns integer parts of value in parentheses.

VIN : Analog input voltage AVREF0 : AVREF0 pin voltage

ADCR: A/D conversion result register (ADCR)

Figure 15-6 shows the relation between the analog input voltage and the A/D conversion result.

Figure 15-6. Relationships between Analog Input Voltage and A/D Conversion Result



15.4.3 A/D converter operating mode

Start A/D conversion by selecting 1-channel analog input from ANI0 to ANI7 by means of the A/D converter input select register (ADIS) and A/D converter mode register (ADM).

The following two ways are available to start A/D conversion.

- Hardware start: Conversion is started by trigger input (INTP3).
- · Software start: Conversion is started by setting ADM.

The A/D conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is simultaneously generated.

(1) A/D conversion by hardware start

When bit 6 (TRG) and bit 7 (CS) of the A/D converter mode register (ADM) are set to 1, the A/D conversion standby state is set. When the external trigger signal (INTP3) is input, the A/D conversion starts on the voltage applied to the analog input pins specified with bits 1 to 3 (ADM1 to ADM3) of ADM.

Upon termination of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is generated. After one A/D conversion operation is started and terminated, another operation is not started until a new external trigger signal is input.

If data with CS set to 1 is written to ADM again during A/D conversion, the converter suspends its A/D conversion operation and waits for a new external trigger signal to be input. When the external trigger input signal is reinput, A/D conversion is carried out from the beginning.

If data with CS set to 0 is written to ADM during A/D conversion, the A/D conversion operation stops immediately.




Figure 15-7. A/D Conversion by Hardware Start

Remarks 1. n = 0, 1, ..., 7

2. m = 0, 1, ..., 7

(2) A/D conversion operation in software start

When bit 6 (TRG) and bit 7 (CS) of A/D converter mode register (ADM) are set to 0 and 1, respectively, the A/D conversion starts on the voltage applied to the analog input pins specified with bits 1 to 3 (ADM1 to ADM3) of ADM.

Upon termination of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is generated. After one A/D conversion operation is started and terminated, the next A/D conversion operation starts immediately. The A/D conversion operation continues repeatedly until new data is written to ADM.

If data with CS set to 1 is written to ADM again during A/D conversion, the converter suspends its A/D conversion operation and starts A/D conversion on the newly written data.

If data with CS set to 0 is written to ADM during A/D conversion, the A/D conversion operation stops immediately.




Figure 15-8. A/D Conversion by Software Start

Remarks 1. n = 0, 1, ..., 7


2. m = 0, 1, ..., 7

15.5 A/D Converter Cautions

(1) Current consumption in standby mode

The A/D converter operates on the main system clock. Therefore, its operation stops in STOP mode or in HALT mode with the subsystem clock. As a current still flows in the AVREFO pin at this time, this current must be cut in order to minimize the overall system power dissipation. In Figure 15-9, the power dissipation can be reduced by outputting a low-level signal to the output port in standby mode. However, there is no precision to the actual AVREFO voltage, and therefore the conversion values themselves lack precision and can only be used for relative comparison.

Figure 15-9. Example of Method of Reducing Current Consumption in Standby Mode



(2) Input range of ANIO to ANI7

The input voltages of ANI0 to ANI7 should be within the specification range. In particular, if a voltage above AVREFO or below AVss is input (even if within the absolute maximum rating range), the conversion value for that channel will be indeterminate. The conversion values of the other channels may also be affected.

(3) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AVREFO and ANIO to ANI7. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 15-10 in order to reduce noise.




Figure 15-10. Analog Input Pin Disposition

(4) Pins ANI0/P10 to ANI7/P17

The analog input pins ANI0 to ANI7 also function as input/output port (PORT1) pins. When A/D conversion is performed with any of pins ANI0 to ANI7 selected, be sure not to execute an input instruction using PORT 1 while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(5) AVREFO pin input impedance

A series resistor string of approximately 10 k Ω is connected between the AVREF0 pin and the AVss pin. Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AVREF0 pin and the AVss pin, and there will be a large reference voltage error.

(6) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the A/D converter mode register (ADM) is changed. Caution is therefore required since, if a change of analog input pin is performed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADM rewrite, and when ADIF is read immediately after the ADM rewrite, ADIF may be set despite the fact that the A/D conversion for the post-change analog input has not ended.

When the A/D conversion is stopped and then resumed, clear the ADIF before it is resumed.




Figure 15-11. A/D Conversion End Interrupt Request Generation Timing

Remarks 1. n = 0, 1, ..., 7

2. m = 0, 1, ..., 7

(7) AVDD pin

The AV_{DD} pin is the analog circuit power supply pin, and supplies power to the input circuits of ANI0/P10 to ANI7/P17.

Therefore, for an application that switches to the backup power supply, always apply the same potential as VDD pin level as shown in Figure 15-12.

Main Power

Capacitor for Backup

Vss

AVss

Figure 15-12. AVDD Pin Handling

[MEMO]

CHAPTER 16 D/A CONVERTER

16.1 D/A Converter Functions

The D/A converter converts a digital input into an analog value. It consists of two 8-bit resolution channels of voltage output type D/A converter.

The conversion method used is the R-2R resistor ladder method.

Start the D/A conversion by setting the DACE0 and DACE1 of the D/A converter mode register (DAM).

There are two types of modes for this D/A converter, as follows.

(1) Normal mode

Outputs an analog voltage signal immediately after the D/A conversion.

(2) Real-time output mode

Outputs an analog voltage signal synchronously with the output trigger after the D/A conversion.

Since a sine wave can be generated in the mode, it is useful for an MSK modem for cordless telephone sets.


16.2 D/A Converter Configuration

The D/A converter consists of the following hardware.

Table 16-1. D/A Converter Configuration

Item	Configuration
Register	D/A conversion value set register 0 (DACS0) D/A conversion value set register 1 (DACS1)
Control register	D/A converter mode register (DAM)

Figure 16-1. D/A Converter Block Diagram



(1) D/A conversion value set register 0, 1 (DACS0, DACS1)

DACS0 and DACS1 are registers that set the value used to determine analog voltage values output to the ANO0 and ANO1 pins, respectively.

DACS0 and DACS1 are set with 8-bit memory manipulation instructions.

RESET input sets these registers to 00H.

Analog voltage output to the ANO0 and ANO1 pins is determined by the following expression.

ANOn output voltage =
$$AV_{REF1} \times \frac{DACSn}{256}$$

where, n = 0, 1

Cautions 1. In the real-time output mode, when data that are set in DACS0 and DACS1 are read before an output trigger is generated, the previous data are read rather than the set data.

2. In the real-time output mode, data should be set to DACS0 and DACS1 after an output trigger and before the next output trigger.


16.3 D/A Converter Control Registers

The D/A converter mode register (DAM) controls the D/A converter. This register sets D/A converter operation enable/stop.

The DAM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Figure 16-2. D/A Converter Mode Register Format



- Cautions 1. When using the D/A converter, a dual-function port pin should be set to the input mode, and a pull-up resistor should be disconnected.
 - 2. Always set bits 2, 3, 6, and 7 to 0.
 - 3. When D/A conversion is stopped, the output state is high-impedance.
 - 4. The output triggers are INTTM1 and INTTM2 for channel 0 and channel 1, respectively, in the real-time output mode.

16.4 Operations of D/A Converter

- <1> Select the channel 0 operating mode and channel 1 operating mode by setting DAM4 and DAM5, respectively, of the D/A converter mode register (DAM).
- <2> Set the data corresponding to the analog voltages output to the ANO0/P130 and ANO1/P131 pins to the D/A conversion value setting registers 0 and 1 (DACS0 and DACS1), respectively.
- <3> Start the channel 0 and channel 1 D/A conversion operations by setting DACE0 and DACE1, respectively, of the DAM.
- <4> In the normal mode, the analog voltage signals are output to the ANO0/P130 and ANO1/P131 pins immediately after the D/A conversion. In the real-time output mode, the analog voltage signals are output synchronously with the output triggers.
- <5> In the normal mode, the analog voltage signals to be output are held until new data are set in DACS0 and DACS1. In the realtime output mode, new data are set in DACS0 and DACS1 and then they are held until the next trigger is generated.

Caution Set DACE0 and DACE1 after setting data in DACS0 and DACS1.


16.5 Cautions Related to D/A Converter

(1) Output impedance of D/A converter

Because the output impedance of the D/A converter is high, use of current flowing from the ANOn pins (n = 0,1) is prohibited. If the input impedance of the load for the converter is low, insert a buffer amplifier between the load and the ANOn pins. In addition, wiring from the ANOn pins to the buffer amplifier or the load should be as short as possible (because of high output impedance). If the wiring may be long, design the ground pattern so as to be close to those lines or use some other expedient to achieve shorter wiring.


Figure 16-3. Use Example of Buffer Amplifier

(a) Inverting amplifier



• The input impedance of the buffer amplifier is R₁.

(b) Voltage-follower



- \bullet The input impedance of the buffer amplifier is $R_{\rm 1}.$
- If R₁ is not connected, the output becomes undefined when RESET is low.

(2) Output voltage of D/A converter

Because the output voltage of the converter changes in steps, use the D/A converter output signals in general by connecting a low-pass filter.

(3) AVREF1 pin

When only either one of the D/A converter channels is used with AV_{REF1} < V_{DD}, the other pins that are not used as analog outputs must be set as follows:

- Set PM13× bit of the port mode register 13 (PM13) to 1 (input mode) and connect the pin to Vss.
- Set PM13× bit of the port mode register 13 (PM13) to 0 (output mode) and the output latch to 0, to output low level from the pin.

CHAPTER 17 SERIAL INTERFACE CHANNEL 0 (μ PD78070A)

The μ PD78070A incorporates three channels of serial interfaces. Differences between channels 0, 1, and 2 are as follows (Refer to **CHAPTER 19 SERIAL INTERFACE CHANNEL 1** for details of the serial interface channel 1. Refer to **CHAPTER 20 SERIAL INTERFACE CHANNEL 2** for details of the serial interface channel 2).

Table 17-1. Differences between Channels 0, 1, and 2

Serial Tra	ansfer Mode	Channel 0	Channel 1	Channel 2
	Clock selection	fxx/2, fxx/2 ² , fxx/2 ³ , fxx/2 ⁴ , fxx/2 ⁵ , fxx/2 ⁶ , fxx/2 ⁷ , fxx/2 ⁸ , external clock, TO2 output	fxx/2, fxx/2 ² , fxx/2 ³ , fxx/2 ⁴ , fxx/2 ⁵ , fxx/2 ⁶ , fxx/2 ⁷ , fxx/2 ⁸ , external clock, TO2 output	External clock, baud rate generator output
3-wire serial I/O	Transfer method	MSB/LSB switchable as the start bit	MSB/LSB switchable as the start bit Automatic transmit/ receive function	MSB/LSB switchable as the start bit
	Transfer end flag	Serial transfer end interrupt request flag (CSIIF0)	Serial transfer end interrupt request flag (CSIIF1)	Serial transfer end interrupt request flag (SRIF)
SBI (serial bus in	terface)	Llac passible		None
2-wire serial I/O		Use possible	None	NOTIE
UART (asynchronous se	erial interface)	None		Use possible

17.1 Serial Interface Channel 0 Functions

Serial interface channel 0 employs the following four modes.

- · Operation stop mode
- 3-wire serial I/O mode
- · SBI (serial bus interface) mode
- · 2-wire serial I/O mode

Caution Do not change the operation mode (3-wire serial I/O/2-wire serial I/O/SBI) while operation of the serial interface channel 0 is enabled. Stop the serial operation before changing the operation mode.

(1) Operation stop mode

This mode is used when serial transfer is not carried out. Power consumption can be reduced.

(2) 3-wire serial I/O mode (MSB-/LSB-first selectable)

This mode is used for 8-bit data transfer using three lines, one each for serial clock (SCKO), serial output (SOO) and serial input (SIO). This enables simultaneous transmission/reception and therefore reduces the data transfer processing time.

The start bit of transferred 8-bit data is switchable between MSB and LSB, so that devices can be connected regardless of their start bit recognition.

This mode should be used when connecting with peripheral I/O devices or display controllers which incorporate a conventional synchronous clocked serial interface as is the case with the 75X/XL, 78K, and 17K Series.

(3) SBI (serial bus interface) mode (MSB-first)

This mode is used for 8-bit data transfer with two or more devices using two lines of serial clock (SCK0) and serial data bus (SB0 or SB1).

SBI mode complies with the NEC serial bus format. In the SBI mode, transfer data is transmitted/received as one of the three data types: "address", "command", or "data".

• Address : Data to select the target device for serial communication

• Command: Data to give an instruction to the target device

• Data : Data actually transmitted

The actual transmission is performed in the following procedure: The master device outputs an "address" on the serial bus and selects a slave device with which the master device is to perform communication from among several devices. The master device and the slave device mutually transmit and receive "commands" and "data" to achieve serial transfer. The receiving side can automatically identify the received data as an "address", "command", or "data" in "hardware.

This function enables the input/output ports to be used effectively and simplifies the application program to control serial interface.

In this mode, the wake-up function for handshake and the output function of acknowledge and busy signals can also be used.

(4) 2-wire serial I/O mode (MSB-first)

This mode is used for 8-bit data transfer using two lines of serial clock (SCK0) and serial data bus (SB0 or SB1).

This mode enables to cope with any one of the possible data transfer formats by controlling the $\overline{\text{SCKO}}$ level and the SB0 or SB1 output level. Thus, the handshake line previously necessary for connection of two or more devices can be removed, resulting in the increased number of available input/output port pins.

Master CPU

SCKO
SB0

Slave CPU2

SIave CPU2

SIave CPU2

SIAVE CPU1

SIAVE CPU1

Figure 17-1. Serial Bus Interface (SBI) System Configuration Example

17.2 Serial Interface Channel 0 Configuration

Serial interface channel 0 consists of the following hardware.

Table 17-2. Serial Interface Channel 0 Configuration

Item	Configuration
Register	Serial I/O shift register 0 (SIO0) Slave address register (SVA)
Control register	Timer clock select register 3 (TCL3) Serial operating mode register 0 (CSIM0) Serial bus interface control register (SBIC) Interrupt timing specify register (SINT) Port mode register 2 (PM2) ^{Note}

Note Refer to Figure 6-5. Block Diagram of P20, P21, P23 to P26 and Figure 6-6. Block Diagram of P22 and P27.




Figure 17-2. Serial Interface Channel 0 Block Diagram

Remark Output Control performs selection between CMOS output and N-ch open-drain output.

(1) Serial I/O shift register 0 (SIO0)

This is an 8-bit register to carry out parallel/serial conversion and to carry out serial transmission/reception (shift operation) in synchronization with the serial clock.

SIO0 is set with an 8-bit memory manipulation instruction.

When bit 7 (CSIE0) of serial operating mode register 0 (CSIM0) is 1, writing data to SIO0 starts serial operation.

In transmission, data written to SIO0 is output to the serial output (SO0) or serial data bus (SB0/SB1). In reception, data is read from the serial input (SI0) or SB0/SB1 to SIO0.

Note that, if a bus is driven in the SBI mode or 2-wire serial I/O mode, the bus pin must serve for both input and output. Thus, in the case of a device for reception, write FFH to SIO0 in advance (except when address reception is carried out by setting bit 5 (WUP) of CSIM0 to 1).

In the SBI mode, the busy state can be cleared by writing data to SIO0. In this case, bit 7 (BSYE) of the serial bus interface control register (SBIC) is not cleared to 0.

RESET input makes SIO0 undefined.

(2) Slave address register (SVA)

This is an 8-bit register to set the slave address value for connection of a slave device to the serial bus. This register is not used in the 3-wire serial I/O mode.

SVA is set with an 8-bit memory manipulation instruction.

The master device outputs a slave address for selection of a particular slave device to the connected slave device. These two data (the slave address output from the master device and the SVA value) are compared with an address comparator. If they match, the slave device has been selected. In that case, bit 6 (COI) of serial operating mode register 0 (CSIM0) becomes 1.

Addresses can be compared on the data of LSB-masked high-order 7 bits when bit 4 (SVAM) of the interrupt timing specify register (SINT) is set (1).

If no matching is detected in address reception, bit 2 (RELD) of the serial bus interface control register (SBIC) is cleared to 0. When bit 5 (WUP) of the CSIM0 is set (1) in the SBI mode, the wake-up function can be used. In this case, the interrupt request signal (INTCSI0) is generated only if the slave address output from the master matches the SVA value. This interrupt request enables to recognize the generation of the communication request from the master device. If the bit 5 (SIC) of the interrupt timing specify register (SINT) is set (1), the wake-up function does not operate even when WUP is set (1) (the interrupt request signal is generated when a bus release is detected). When using the wake-up function, clear SIC to 0.

Further, when SVA transmits data as master or slave device in the SBI or 2-wire serial I/O mode, errors can be detected using SVA.

RESET input makes SVA undefined.

(3) SO0 latch

This latch holds SI0/SB0/P25 and SO0/SB1/P26 pin levels. It can be directly controlled by software. In the SBI mode, this latch is set upon termination of the 8th serial clock.

(4) Serial clock counter

This counter counts the serial clocks to be output and input during transmission/reception and to check whether 8-bit data has been transmitted/received.

(5) Serial clock control circuit

This circuit controls serial clock supply to the serial I/O shift register 0 (SIO0). When the internal system clock is used, the circuit also controls clock output to the $\overline{SCKO}/P27$ pin.

(6) Interrupt request signal generator

This circuit controls interrupt request signal generation. It generates the interrupt request signal in the following cases.

- In the 3-wire serial I/O mode and 2-wire serial I/O mode
 This circuit generates an interrupt request signal every eight serial clocks.
- · In the SBI mode

When WUP^{Note} is 0 Generates an interrupt request signal every eight serial clocks.

When WUPNote is 1 Generates an interrupt request signal when the serial I/O shift register 0 (SIO0) value matches the slave address register (SVA) value after address reception.

Note WUP is wake-up function specify bit. It is bit 5 of serial operating mode register 0 (CSIM0). When using the wake-up function (WUP = 1), clear bit 5 (SIC) of the interrupt timing specify register (SINT) to 0.

(7) Busy/acknowledge output circuit and bus release/command/acknowledge detector

These two circuits output and detect various control signals in the SBI mode.

These do not operate in the 3-wire serial I/O mode and 2-wire serial I/O mode.

17.3 Serial Interface Channel 0 Control Registers

The following four types of registers are used to control serial interface channel 0.

- Timer clock select register 3 (TCL3)
- Serial operating mode register 0 (CSIM0)
- Serial bus interface control register (SBIC)
- Interrupt timing specify register (SINT)

(1) Timer clock select register 3 (TCL3)

This register sets the serial clock of serial interface channel 0.

TCL3 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL3 to 88H.

Figure 17-3. Timer Clock Select Register 3 Format

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 TCL3
 TCL36
 TCL35
 TCL34
 TCL33
 TCL32
 TCL31
 TCL30
 FF43H
 88H
 R/W

TOL 00	TOL 00	TOI 04	TOL 00		erial Interface Channel 0 Serial Clock Selection				
TCL33	TCL32	TCL31	TCL30		MCS = 1	MCS = 0			
0	1	1	0	fxx/2	Setting prohibited	fx/2 ² (1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/24 (313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/24 (313 kHz)	fx/2 ⁵ (156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/28 (19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/28 (19.5 kHz)	fx/29 (9.8 kHz)			
С	Other than above			Setting prohibite	ed				

TOL 07	TOL 00	TOL 05	TOL 0.4	Serial Interface Channel 1 Serial Clock Selection					
TCL37	TCL36	TCL35	TCL34		MCS = 1	MCS = 0			
0	1	1	0	fxx/2	Setting prohibited	fx/2 ² (1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/28 (19.5 kHz)	fx/2 ⁹ (9.8 kHz)			
Other than above			re	Setting prohibited					

Caution When rewriting TCL3 to other data, stop the serial transfer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) Serial operating mode register 0 (CSIM0)

This register sets serial interface channel 0 serial clock, operating mode, operation enable/stop wake-up function and displays the address comparator match signal.

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

★ Caution Do not change the operation mode (3-wire serial I/O/2-wire serial I/O/SBI) while operation of the serial interface channel 0 is enabled. Stop the serial operation before changing the operation mode.

Figure 17-4. Serial Operating Mode Register 0 Format

Cymbol		<6>	<5>	4	3	2	1	0	Address	After Reset	R/VV	
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}	
R/W	CSIM01	CSIM00	Seria	l Interfa	ice Cha	nnel 0 (Clock S	election				

R/W	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection
	0	×	Input Clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03		PM25	P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/P25 Pin Function	SO0/SB1/P26 Pin Function	SCK0/P27 Pin Function	
			0	Note 2	Note 2			_		3-wire serial	MSB	SIONote 2	SO0	SCK0 (CMOS	
	0	×	1	1 1 ×	0	0	0	1	I/O mode	LSB	(Input) (CMOS output) input	input/output)			
	1	0	0	Note 3	Note 3	0	0	0	1	CPI mode	MSB	P25 (CMOS input/output)	SB1 (N-ch open-drain input/output)	SCK0 (CMOS	
	'	U	1	0	0	Note 3	Note 3	0	1	SBI mode	MOB	SB0 (N-ch open-drain input/output)	P26 (CMOS input/output)	input/output)	
			0	Note 3 Note 3 × × 0		0	0	1	1 2-wire serial		P25 (CMOS input/output)	SB1 (N-ch open-drain input/output)	SCK0 (N-ch		
	1	1	1	0	0	Note 3	Note 3	0	1	I/O mode	MSB	SB0 (N-ch open-drain input/output)	P26 (CMOS input/output)	open-drain input/output)	

R/W	WUP	Wake-up Function Control ^{Note 4}
	0	Interrupt request signal generation with each serial transfer in any mode
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) data in SBI mode

R	COI	Slave Address Comparison Result Flag ^{Note 5}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enable

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. Can be used as P25 (CMOS input/output) when used only for transmission.
- 3. Can be used freely as port function.
- **4.** When using the wake-up function (WUP = 1), set bit 5 (SIC) of the interrupt timing specify register (SINT) to 0.
- **5.** When CSIE0 = 0, COI becomes 0.

Remark × : don't care

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

*

Symbol

(3) Serial bus interface control register (SBIC)

This register sets serial bus interface operation and displays statuses.

SBIC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SBIC to 00H.

Figure 17-5. Serial Bus Interface Control Register Format (1/2)

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note}
R/W	RELT	Used for bus release signal output. When RELT = 1, SO latch is set to 1. After SO latch setting, automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.								eared to 0.	
R/W	CMDT	Used for command signal output. When CMDT = 1, SO latch is cleared to (0). After SO latch clearance, automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.								atically cleared to 0.	
R	RELD	Bus F	Release	Detect	ion						
	Clear	Conditi	ions (RI	ELD = ())				Set Condi	tions (RELD =	1)
	When transfer start instruction is executed If SIO0 and SVA values do not match in address reception When CSIE0 = 0 When RESET input is applied								When bus release signal (REL) is detected		
R	CMDD	Comr	mand D	etection	า						
	Clear	Conditi	ions (Cl	MDD =	0)				Set Condi	tions (CMDD =	: 1)
	When transfer start instruction is executed When bus release signal (REL) is detected When CSIE0 = 0 When RESET input is applied								When command signal (CMD) is detected		
R/W	Acknowledge signal is output in synchronization wit of the instruction to be set to 1, and after acknowled Used as ACKE = 0. Also cleared to 0 upon start of								edge signal d	output, automa	tically cleared to 0.

Note Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

Remarks 1. Bits 0, 1, and 4 (RELD, CMDT, and ACKT) are 0 when read after data setting.

2. CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

Figure 17-5. Serial Bus Interface Control Register Format (2/2)

R/V

W	ACKE	Acknowledge Signal C	Acknowledge Signal Output Control									
	0	Acknowledge signal automatic output disable (output with ACKT enable)										
		Before completion of transfer	Acknowledge signal is output in synchronization with the 9th clock falling edge of $\overline{SCK0}$ (automatically output when ACKE = 1).									
	1	After completion of transfer	Acknowledge signal is output in synchronization with the falling edge of SCKO just after execution of the instruction to be set to 1 (automatically output when ACKE = 1). However, not automatically cleared to 0 after acknowledge signal output.									

R	ACKD	Acknowledge Detection										
	Clear	Conditions (ACKD = 0)	Set Conditions (ACKD = 1)									
	mo sta • Wh	ling edge of the SCK0 immediately after the busy ode is released while executing the transfer out instruction on CSIE0 = 0 on RESET input is applied	When acknowledge signal (ACK) is detected at the rising edge of SCK0 clock after completion of transfer									

R/W	Note BSYE	Synchronizing Busy Signal Output Control
	0	Disables busy signal which is output in synchronization with the falling edge of \$\overline{SCK0}\$ clock just after execution of the instruction to be cleared to 0.
	1	Outputs busy signal at the falling edge of \$\overline{SCK0}\$ clock following the acknowledge signal.

Note The busy mode can be cancelled by start of serial interface transfer. However, the BSYE flag is not cleared to 0.

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)


(4) Interrupt timing specify register (SINT)

This register sets the bus release interrupt and address mask functions and displays the SCK0/P27 pin level status.

SINT is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SINT to 00H.

Figure 17-6. Interrupt Timing Specify Register Format



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When using wake-up function in the SBI mode, set SIC to 0.

3. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark SVA : Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)

17.4 Serial Interface Channel 0 Operations

The following four operating modes are available to the serial interface channel 0.

- · Operation stop mode
- 3-wire serial I/O mode
- SBI mode
- 2-wire serial I/O mode

17.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. The serial I/O shift register 0 (SIO0) does not carry out shift operation either and thus it can be used as ordinary 8-bit register.

In the operation stop mode, the P25/SI0/SB0, P26/SO0/SB1, and P27/SCK0 pins can be used as ordinary input/output ports.

(1) Register setting

The operation stop mode is set with the serial operating mode register 0 (CSIM0). CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM0 to 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W

R/W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enabled

17.4.2 3-wire serial I/O mode operation

The 3-wire serial I/O mode is valid for connection of peripheral I/O units and display controllers which incorporate a conventional synchronous clocked serial interface as in the case with the 75X/XL, 78K, and 17K Series.

Communication is carried out with three lines of serial clock (SCKO), serial output (SOO), and serial input (SIO).

(1) Register setting

The 3-wire serial I/O mode is set with the serial operating mode register 0 (CSIM0) and serial bus interface control register (SBIC).

(a) Serial operating mode register 0 (CSIM0)

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM0 to 00H.

Symbol

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W	
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}	

R/W

′	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection
	0	×	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W

W	CSIM 04	CSIM 03		PM25	P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/P25 Pin Function	SO0/SB1/P26 Pin Function	SCK0/P27 Pin Function	
	0	×	0	Note 2	Note 2	0	0	0	1	3-wire serial I/O mode	MSB LSB	SIO ^{Note 2} (Input)	SO0 (CMOS output)	SCK0 (CMOS input/output)	
	1 0 SBI mode (See 17.4.3 SBI mode operation.)														
	1	1	2-v	2-wire serial I/O mode (See 17.4.4 2-wire serial I/O mode operation.)											

R/W

WUP	Wake-up Function Control ^{Note 3}
0	Interrupt request signal generation with each serial transfer in any mode
1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) data in SBI mode

R/W

1	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. Can be used as P25 (CMOS input/output) when used only for transmission.
- 3. Be sure to set WUP to 0 when the 3-wire serial I/O mode is selected.

 $\textbf{Remark} \hspace{0.2cm} \times \hspace{0.2cm} : \hspace{0.1cm} \text{don't care}$

PMxx: Port mode register Pxx: Port output latch

(b) Serial bus interface control register (SBIC)

 $\overline{\text{SBIC}}$ is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SBIC to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W	
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W	
R/W	RELT		When RELT = 1, SO latch is set to 1. After SO latch setting, automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.									
R/W CMDT When CMDT = 1, SO latch is cleared to 0. After SO latch clearance, automatically cl Also cleared to 0 when CSIE0 = 0.							ically cleared to 0.					

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(2) Communication operation

The 3-wire serial I/O mode is used for data transmission/reception in 8-bit units. Bit-wise data transmission/reception is carried out in synchronization with the serial clock.

Shift operation of the serial I/O shift register 0 (SIO0) is carried out at the falling edge of the serial clock $(\overline{SCK0})$. The transmitted data is held in the SO0 latch and is output from the SO0 pin. The received data input to the SI0 pin is latched in SIO0 at the rising edge of $\overline{SCK0}$.

Upon termination of 8-bit transfer, SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 17-7. 3-wire Serial I/O Mode Timings

The SO0 pin is a CMOS output pin and outputs current SO0 latch statuses. Thus, the SO0 pin output status can be manipulated by setting bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC). However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 17.4.5 SCK0/P27 pin output manipulation).

(3) Other signals

Figure 17-8 shows RELT and CMDT operations.




Figure 17-8. RELT and CMDT Operations

(4) MSB/LSB switching as the start bit

The 3-wire serial I/O mode enables to select transfer to start at MSB or LSB.

Figure 17-9 shows the configuration of the serial I/O shift register 0 (SIO0) and internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified with bit 2 (CSIM02) of the serial operating mode register 0 (CSIM0).




Figure 17-9. Circuit of Switching in Transfer Bit Order

Start bit switching is realized by switching the bit order for data write to SIO0. The SIO0 shift order remains unchanged.

Thus, switching between the MSB-first and LSB-first must be performed before writing data to the shift register.

(5) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1.
- Internal serial clock is stopped or SCKO is a high level after 8-bit serial transfer.

Caution If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

17.4.3 SBI mode operation

SBI (Serial Bus Interface) is a high-speed serial interface in compliance with the NEC serial bus format.

SBI uses a single-master device and employs the clocked serial I/O format with the addition of a bus configuration function. This function enables devices to communicate using only two lines. Thus, when making up a serial bus with two or more microcontrollers and peripheral ICs, the number of ports to be used and the number of wires on the board can be decreased.

The master device outputs three kinds of data to slave devices on the serial data bus: "addresses" to select a device to be communicated with, "commands" to instruct the selected device, and "data" which is actually required.

The slave device can identify the received data into "address", "command," or "data," by hardware. This function simplifies the application program to control serial interface channel 0.

The SBI function is incorporated into various devices including 75X/XL Series and 78K Series devices.

Figure 17-10 shows a serial bus configuration example when a CPU having a serial interface compliant with SBI and peripheral ICs are used.

In SBI, the SB0 (SB1) serial data bus pin is an open-drain output pin and therefore the serial data bus line behaves in the same way as the wired-OR configuration. In addition, a pull-up resistor must be connected to the serial data bus line. When the SBI mode is used, refer to (11) SBI mode precautions (d) described later.




Figure 17-10. Example of Serial Bus Configuration with SBI

Caution When exchanging the master CPU/slave CPU, a pull-up resistor is necessary for the serial clock line (SCK0) as well because serial clock line (SCK0) input/output switching is carried out asynchronously between the master and slave CPUs.

(1) SBI functions

In the conventional serial I/O format, when a serial bus is configured by connecting two or more devices, many ports and wiring are necessary, to provide chip select signal to identify command and data, and to judge the busy state, because only the data transfer function is available. If these operations are to be controlled by software, the software must be heavily loaded.

In SBI, a serial bus can be configured with two signal lines of serial clock SCK0 and serial data bus SB0 (SB1). Thus, use of SBI leads to reduction in the number of microcontroller ports and that of wirings and routings on the board.

The SBI functions are described below.

(a) Address/command/data identify function

Serial data is distinguished into addresses, commands, and data.

(b) Chip select function by address transmission

The master executes slave chip selection by address transmission.

(c) Wake-up function

The slave can easily judge address reception (chip select judgment) with the wake-up function (which can be set/reset by software).

When the wake-up function is set, the interrupt request signal (INTCSI0) is generated upon reception of a match address.

Thus, when communication is executed with two or more devices, the CPU except the selected slave devices can operate regardless of underway serial communications.

(d) Acknowledge signal (ACK) control function

The acknowledge signal to check serial data reception is controlled.

(e) Busy signal (BUSY) control function

The busy signal to report the slave busy state is controlled.


(2) SBI definition

The SBI serial data format and the signals to be used are defined as follows.

Serial data to be transferred with SBI consists of three kinds of data, "address", "command", and "data". Figure 17-11 shows the address, command, and data transfer timings.

Figure 17-11. SBI Transfer Timings

Address Transfer



Remark The broken lines indicate the READY state.

The bus release signal and the command signal are output by the master device. \overline{BUSY} is output by the slave signal. \overline{ACK} can be output by either the master or slave device (normally, the 8-bit data receiver outputs).


Serial clocks continue to be output by the master device from 8-bit data transfer start to BUSY reset.

(a) Bus release signal (REL)

The bus release signal is a signal with the SB0 (SB1) line which has changed from the low level to the high level when the $\overline{SCK0}$ line is at the high level (without serial clock output).

This signal is output by the master device.

Figure 17-12. Bus Release Signal




The bus release signal indicates that the master device is going to transmit an address to the slave device. The slave device incorporates hardware to detect the bus release signal.

Caution If the SB0 (SB1) line changes from low level to high level while the SCK0 line is in high level, this is recognized as a bus release signal. Therefore, if the changing timing of bus fluctuates because of the substrate capacity, etc., it may be recognized as a bus release signal even while data is being transmitted. Care should be taken for the wiring.

(b) Command signal (CMD)

The command signal is a signal with the SB0 (SB1) line which has changed from the high level to the low level when the $\overline{SCK0}$ line is at the high level (without serial clock output). This signal is output by the master device.

Figure 17-13. Command Signal



The command signal indicates that the master device is going to transmit a command to the slave device (however, the command signal following a bus release signal indicates that the master device is going to transmit an address).


The slave device incorporates hardware to detect the command signal.

Caution If the SB0 (SB1) line changes from high level to low level while the SCK0 line is in high level, this is recognized as a command signal. Therefore, if the changing timing of bus fluctuates because of the substrate capacity, etc., it may be recognized as a command signal even while data is being transmitted. Care should be taken for the wiring.

(c) Address


An address is 8-bit data which the master device outputs to the slave device connected to the bus line in order to select a particular slave device.

Figure 17-14. Addresses



8-bit data following bus release and command signals is defined as an "address". In the slave device, this condition is detected by hardware and whether or not 8-bit data matches the own specification number (slave address) is checked by hardware. If the 8-bit data matches the slave address, the slave device has been selected. After that, communication with the master device continues until a release instruction is received from the master device.

Figure 17-15. Slave Selection with Address



(d) Command and data

The master device transmits commands to, and transmits/receives data to/from the slave device selected by address transmission.

Figure 17-16. Commands





Figure 17-17. Data




8-bit data following a command signal is defined as "command" data. 8-bit data without command signal is defined as "data". Command and data operation procedures are allowed to determine by user arbitrarily according to communications specifications.

(e) Acknowledge signal (ACK)

The acknowledge signal is used to check serial data reception between transmitter and receiver.

Figure 17-18. Acknowledge Signal



Remark The broken lines indicate the READY state.

The acknowledge signal is one-shot pulse to be generated at the falling edge of $\overline{SCK0}$ after 8-bit data transfer. It can be positioned anywhere and can be synchronized with any clock $\overline{SCK0}$.


After 8-bit data transmission, the transmitter checks whether the receiver has returned the acknowledge signal. If the acknowledge signal is not returned for the preset period of time after data transmission, it can be judged that data reception has not been carried out correctly.

(f) Busy signal (BUSY) and ready signal (READY)

The BUSY signal is intended to report to the master device that the slave device is preparing for data transmission/reception.

The READY signal is intended to report to the master device that the slave device is ready for data transmission/reception.

Figure 17-19. BUSY and READY Signals



In SBI, the slave device notifies the master device of the busy state by setting SB0 (SB1) line to the low level.

The $\overline{\text{BUSY}}$ signal output follows the acknowledge signal output from the master or slave device. It is set/reset at the falling edge of $\overline{\text{SCK0}}$. When the $\overline{\text{BUSY}}$ signal is reset, the master device automatically terminates the output of $\overline{\text{SCK0}}$ serial clock.

When the BUSY signal is reset and the READY signal is set, the master device can start the next transfer.

Caution In the SBI mode, after the release of BUSY is instructed, the BUSY signal continues to be output until the next falling edge of the serial clock (SCK0). If WUP is set to 1 in this period, BUSY will not be released. Therefore, make sure after releasing BUSY that SB0 (SB1) pin is at the high level before setting WUP to 1.

(3) Register setting

The SBI mode is set with the serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC) and the interrupt timing specify register (SINT).

(a) Serial operating mode register 0 (CSIM0)

 $\ensuremath{\mathsf{CSIM0}}$ is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}

R/W	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection						
	0	×	Input clock to SCK0 pin from off-chip						
	1	0	3-bit timer register 2 (TM2) output						
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)						

R/W	CSIM 04	CSIM 03	CSIM 02	PM25	P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/P25 Pin Function	SO0/SB1/P26 Pin Function	SCK0/P27 Pin Function
	0	×	3-w	ire s	erial	I/O m	ode	(See	17.4	.2 3-wire seri	al I/O mod	de operation.)		
	1	0	0	Note 2	Note 2	0	0	0	1	SBI mode	MSB	P25 (CMOS input/output)	SB1 (N-ch open-drain input/output)	SCK0 (CMOS input/output)
	'	U	1	0	0	Note 2	Note 2	0	1			SB0 (N-ch open-drain input/output)	P26 (CMOS input/output)	
	1	1	2-w	vire s	erial	I/O m	node	(see	17.4	.4 2-wire seria	al I/O mod	de operation.)		

R/W	WUP	Wake-up Function Control ^{Note 3}			
	0	Interrupt request signal generation with each serial transfer in any mode			
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) data in SBI mode			

R	COI	Slave Address Comparison Result Flag ^{Note 4}					
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data					
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data					

R/W	CSIE0	Serial Interface Channel 0 Operation Control					
	0	Operation stopped					
	1	Operation enabled					

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. Can be used as a port.
- 3. When using the wake-up function (WUP = 1), set bit 5 (SIC) of the interrupt timing specify register (SINT) to 0.
- **4.** When CSIE0 = 0, COI becomes 0.

Remark \times : don't care

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

*

(b) Serial bus interface control register (SBIC)

 $\frac{\text{SBIC is set with a 1-bit or 8-bit memory manipulation instruction.}}{\text{RESET}} \text{ input sets SBIC to 00H.}$

•										After Reset	R/W
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note}

R/W

RELT

Used for bus release signal output.

When RELT = 1, SO latch is set to (1). After SO latch setting, automatically cleared to (0).

Also cleared to 0 when CSIE0 = 0.

R/W Used for command signal output.

When CMDT = 1, SO latch is cleared to (0). After SO latch clearance, automatically cleared to (0).

Also cleared to 0 when CSIE0 = 0.

R	RELD	Bus Release Detection					
	Clear	Conditions (RELD = 0)	Set Conditions (RELD = 1)				
	• If S reco	en transfer start instruction is executed IO0 and SVA values do not match in address eption (when WUP = 1) en CSIE0 = 0 en RESET input is applied	When bus release signal (REL) is detected				

R	CMDD Command Detection	Command Detection						
	Clear Conditions (CMDD = 0)	Set Conditions (CMDD = 1)						
	When transfer start instruction is executed When bus release signal (REL) is detected When CSIE0 = 0 When RESET input is applied	When command signal (CMD) is detected						

Acknowledge signal is output in synchronization with the falling edge clock of \$\overline{SCK0}\$ just after execution of the instruction to be set to (1) and, after acknowledge signal output, automatically cleared to (0). Used as ACKE = 0. Also cleared to (0) upon start of serial interface transfer or when CSIE0 = 0.

R/W	ACKE	Acknowledge Signal C	Acknowledge Signal Output Control				
	0	Acknowledge signal automatic output disable (output with ACKT enable)					
		Before completion of transfer	Acknowledge signal is output in synchronization with the 9th clock falling edge of $\overline{SCK0}$ (automatically output when ACKE = 1).				
	1	After completion of transfer	Acknowledge signal is output in synchronization with falling edge clock of $\overline{SCK0}$ just after execution of the instruction to be set to 1 (automatically output when ACKE = 1). However, not automatically cleared to 0 after acknowledge signal output.				

Note Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

Remarks 1. Bits 0, 1, and 4 (RELT, CMDT, and ACKT) are 0 when read after data setting.

2. CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

CHAPTER 17 SERIAL INTERFACE CHANNEL 0 (μ PD78070A)

R	ACKD Acknowledge Detection	Acknowledge Detection						
	Clear Conditions (ACKD = 0)	Set Conditions (ACKD = 1)						
	SCK0 fall immediately after the busy mode is released during the transfer start instruction execution. When CSIE0 = 0 When RESET input is applied.	When acknowledge signal (ACK) is detected at the rising edge of SCK0 clock after completion of transfer						

R/W BSYE Synchronizing Busy Signal Output Control

O Disables busy signal which is output in synchronization with the falling edge of SCK0 clock just after execution of the instruction to be cleared to (0) (sets ready state).


Outputs busy signal at the falling edge of SCK0 clock following the acknowledge signal.

Note Busy mode can be cleared by start of serial interface transfer. However, BSYE flag is not cleared to 0.

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(c) Interrupt timing specify register (SINT)

SINT is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SINT to 00H.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When using wake-up function in the SBI mode, set SIC to 0.

3. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark SVA : Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(4) Various signals

RELD

CMDD

Figures 17-20 to 17-25 show various signals and flag operations in the serial bus interface control register (SBIC). Table 17-3 lists various signals in SBI.

Slave address write to SIO0 (Transfer start instruction)

SIO0

SCKO

SB0 (SB1)

RELT

CMDT

Figure 17-20. RELT, CMDT, RELD, and CMDD Operations (Master)








Figure 17-22. ACKT Operation




Caution Do not set ACKT before termination of transfer.

Figure 17-23. ACKE Operations


(a) When ACKE = 1 upon completion of transfer




(b) When set after completion of transfer



(c) When ACKE = 0 upon completion of transfer




(d) When ACKE = 1 period is short




If set and cleared during this period and ACKE = 0 at the falling edge of SCK0

Figure 17-24. ACKD Operations

(a) When \overline{ACK} signal is output at 9th clock of $\overline{SCK0}$



(b) When $\overline{\text{ACK}}$ signal is output after 9th clock of $\overline{\text{SCK0}}$



(c) Clear timing when transfer start is instructed in BUSY




Figure 17-25. BSYE Operation




Table 17-3. Various Signals in SBI Mode (1/2)

Meaning of Signal	CMD signal is output to indicate that transmit data is an address.	i) Transmit data is an address after REL signal output. ii) REL signal is not output and transmit data is an command.	Completion of reception	Serial receive disable because of processing	Serial receive enable		
Effects on Flag	RELD set CMDD clear	• CMDD set	ACKD set	I	I		
Output Condition	• RELT set	CMDT set	<1> ACKE = 1 <2> ACKT set	• BSYE = 1	<pre><1> BSYE = 0 <2> Execution of instruction for data write to SIOO (transfer start instruction)</pre>		
Timing Chart	SCK0 "H" SB0 (SB1)	SCK0 "H" SB0 (SB1)	[Synchronous BUSY output]	SCKO 9	SB0 (SB1) D0 // READY		
Definition	SB0 (SB1) rising edge when $\overline{SCK0} = 1$	SB0 (SB1) falling edge when SCK0 = 1	Low-level signal to be output to SB0 (SB1) during one-clock period of SCK0 after completion of serial reception	[Synchronous BUSY signal] Low-level signal to be output to SB0 (SB1) following Acknowledge signal	High-level signal to be output to SB0 (SB1) before serial transfer start and after completion of serial transfer		
Output Device	Master	Master	Master/ slave	Slave	Slave		
Signal Name	Bus release signal (REL)	Command signal (CMD)	Acknowledge signal (ACK)	Busy signal (BUSY)	Ready signal (READY)		

Table 17-3. Various Signals in SBI Mode (2/2)

	Meaning of Signal	Timing of signal output to serial data bus	Address value of slave device on the serial bus	Instructions and messages to the slave device	Numeric values to be processed with slave or master device
	Effects on Flag		CSIIF0 set (rising edge of 9th clock of SCK0) Note 1		
	Output Condition		When CSIE0 = 1, execution of instruction for data write to SIO0 (serial	transfer start instruction) ^{Note 2}	
iable 17-5. Validas digitais III del mode (2/2)	Timing Chart	SCK0	SCK0 SB0 (SB1) REL CMD	SB0 (SB1) CMD CMD	SCK0 SB1)
	Definition	Synchronous clock to output address/command/data, \overline{ACK} signal, synchronous \overline{BUSY} signal, etc. Address/command/data are transferred with the first eight synchronous clocks.	8-bit data to be transferred in synchronization with SCKO after output of REL and CMD signals	8-bit data to be transferred in synchronization with SCK0 after output of only CMD signal without REL signal output	8-bit data to be transferred in synchronization with SCK0 without output of REL and CMD signals
	Output Device	Master	Master	Master	Master/ slave
	Signal Name	Serial clock (SCK0)	Address (A7 to A0)	Commands (C7 to C0)	Data (D7 to D0)

Notes 1. When WUP = 0, CSIIF0 is set at the rising edge of the 9th clock of SCK0.

2. In \overline{BUSY} state, transfer starts after the READY state is set.

*

When WUP = 1, an address is received. Only when the address matches the slave address register (SVA) value, CSIIF0 is set (when they do not match, RELD is cleared).

(5) Pin configuration

The serial clock pin $\overline{SCK0}$ and serial data bus pin SB0 (SB1) have the following configurations.

- (a) SCK0 Serial clock input/output pin
 - <1> Master CMOS and push-pull output
 - <2> Slave Schmitt input
- (b) SB0 (SB1) Serial data input/output dual-function pin

Both master and slave devices have an N-ch open-drain output and a Schmitt input.

Because the serial data bus line has an N-ch open-drain output, an external pull-up resistor is necessary.

Figure 17-26. Pin Configuration

Caution Because the N-ch open-drain output must be high-impedance state at time of data reception, write FFH to the serial I/O shift register 0 (SIO0) in advance. The N-ch open-drain output can be high-impedance state at any time of transfer. However, when the wake-up function specify bit (WUP) = 1, the N-ch open-drain output is always high-impedance state. Thus, it is not necessary to write FFH to SIO0.

(6) Address match detection method

In the SBI mode, a particular slave device can be selected by transmitting slave address from the master device.

Address match detection can be automatically executed by hardware. With slave address register, CSIIF0 is set only when the wake-up function specify bit (WUP) = 1 and the address transmitted from the master device matches the value set to SVA.

When bit 5 (SIC) of the interrupt timing specify register (SINT) is set (1), the wake-up function does not operate even if WUP is set (1) (the interrupt request signal is generated when a bus release is detected). When using the wake-up function, clear SIC to 0.

Cautions 1. Slave selection/non-selection is detected by matching of the slave address received after bus release (RELD = 1).

For this match detection, match interrupt request (INTCSI0) of the address to be generated with WUP = 1 is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.

When detecting selection/non-selection without the use of interrupt request with WUP = 0, do so by means of transmission/reception of the command preset by program instead of using the address match detection method.

(7) Error detection

In the SBI mode, the serial bus SB0 (SB1) status being transmitted is fetched into the destination device, that is, the serial I/O shift register 0 (SIO0). Thus, transmit errors can be detected in the following way.

(a) Method of comparing SIO0 data before transmission to that after transmission

In this case, if two data differ from each other, a transmit error is judged to have occurred.

(b) Method of using the slave address register (SVA)

Transmit data is set to both SIO0 and SVA and is transmitted. After termination of transmission, COI bit (match signal coming from the address comparator) of the serial operating mode register 0 (CSIM0) is tested. If "1", normal transmission is judged to have been carried out. If "0", a transmit error is judged to have occurred.

(8) Communication operation


In the SBI mode, the master device selects normally one slave device as communication target from among two or more devices by outputting an "address" to the serial bus.

After the communication target device has been determined, commands and data are transmitted/received and serial communication is realized between the master and slave devices.

Figures 17-27 to 17-30 show data communication timing charts.

Shift operation of the serial I/O shift register 0 (SIO0) is carried out at the falling edge of serial clock (SCK0). Transmit data is latched into the SO0 latch and is output with MSB set as the first bit from the SB0/P25 or SB1/P26 pin. Receive data input to the SB0 (or SB1) pin at the rising edge of SCK0 is latched into the SIO0.


Figure 17-27. Address Transmission from Master Device to Slave Device (WUP = 1)



Master Device Processing (Transmitter) Write to SIO0 Interrupt Servicing Program Processing (Preparation for the Next Serial Transfer) INTCSI0 Generation ACKD Set SCK0 Stop Hardware Operation Serial Transmission Transfer Line SCK0 Pin BUSY SB0 (SB1) Pin C0 ACK READY Command Slave Device Processing (Receiver) SIO0 Command analysis BUSY Clear ACKT Program Processing Read INTCSI0 Generation ACK BUSY
Output Output BUSY Clear CMDD Set Hardware Operation Serial Reception

Figure 17-28. Command Transmission from Master Device to Slave Device

Figure 17-29. Data Transmission from Master Device to Slave Device



Serial Reception 9Q Receive data processing **D**7 READY Write to SIO0 ACKD BUSY BUSY Set Output Clear ,' <u>BUSY</u> FFH Write to SIO0 ACK ACKT Set ACK Output SIO0 Read INTCS10 Generation 6 8 ∞ 9 Serial Reception Serial Transmission 2 3 4 5 4 90 0 D7 FFH Write to SIO0 SCK0 Stop READY BUSY Clear Write to SIO0 BUSY Slave Device processing (Transmitter) Master Device Processing (Receiver) Program Processing SCK0 Pin SB0 (SB1) Pin Program Processing Hardware Operation Hardware Operation Transfer Line

Figure 17-30. Data Transmission from Slave Device to Master Device

(9) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCKO is at high level after 8-bit serial transfer.
- Cautions 1. If CSIE0 is set to "1" after data write to SIO0, transfer does not start.
 - 2. Because the N-ch open-drain output must be high-impedance state for data reception, write FFH to SIO0 in advance.
 - However, when the make-up function specify bit (WUP) = 1, the N-ch open-drain output is always high-impedance state. Thus, it is not necessary to write FFH to SIO0.
 - If data is written to SIO0 when the slave is busy, the data is not lost.
 When the busy state is cleared and SB0 (or SB1) input is set to the high level (READY) state, transfer starts.

Upon end of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set. After RESET is input, be sure to perform the following settings for the pins used as data input/output (SB0 or SB1) before serial transfer of the first byte.

- <1> Assign 1 to the output latch of P25 and P26.
- <2> Assign 1 to bit 0 (RELT) of the serial bus interface control register (SBIC).
- <3> Assign 0 to the output latch of P25 and P26, to which 1 was assigned in step 1.

(10) How to detect the busy state in a slave

When device is in the master mode, follow the procedure below to judge whether slave device is in the busy state or not.

- <1> Detect acknowledge signal (ACK) or interrupt request signal generation.
- <2> Set the port mode register PM25 (or PM26) of the SB0/P25 (or SB1/P26) pin into the input mode.
- <3> Read out the pin state (when the pin level is high, the READY state is set).

After the detection of the READY state, set the port mode register to 0 and return to the output mode.

(11) SBI mode precautions


- (a) Slave selection/non-selection is detected by match detection of the slave address received after bus release (RELD = 1).
 - For this match detection, match interrupt (INTCSI0) of the address to be generated with WUP = 1 is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.
- (b) When detecting selection/non-selection without the use of interrupt with WUP = 0, do so by means of transmission/reception of the command preset by program instead of using the address match detection method.
- (c) In SBI, the BUSY signal continues to be output after BUSY clear instruction generation to the falling edge of the next serial clock (SCKO). If WUP is set to 1 in this period, BUSY will not be released. Therefore, make sure after releasing BUSY that the SB0 (SB1) pin is at the high level before setting WUP to 1.
- (d) For pins which are to be used for data input/output, be sure to carry out the following settings before serial transfer of the 1st byte after RESET input.
 - <1> Set the P25 and P26 output latches to 1.
 - <2> Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
 - <3> Reset the P25 and P26 output latches from 1 to 0.
- (e) If the SB0 (SB1) line changes from low level to high level or from high level to low level while the SCK0 line is at high level, it is recognized as either a bus release signal or a command signal. Therefore, if the changing timing of bus fluctuates because of the wiring capacitance, etc., this may be wrongly interpreted as a bus release signal (or a command signal) even while data is being transmitted. Care should be taken in the wiring.

17.4.4 2-wire serial I/O mode operation

The 2-wire serial I/O mode can cope with any communication format by program.

Communication is basically carried out with two lines of serial clock (SCK0) and serial data input/output (SB0 or SB1).

Figure 17-31. Serial Bus Configuration Example Using 2-wire Serial I/O Mode



(1) Register setting

The 2-wire serial I/O mode is set with the serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specify register (SINT).

(a) Serial operating mode register 0 (CSIM0)

 $\overline{\text{CSIM0}}$ is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets CSIM0 to 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}
R/W	CSIM01	CSIM00	Seria	l Interfa	ice Cha	nnel 0 (Clock S	election			

R/W	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection
	0	×	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03			P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/P25 Pin Function	SO0/SB1/P26 Pin Function	SCK0/P27 Pin Function	
	0	×	3-w	/ire s	erial	I/O m	ode	(See	17.4	.2 3-wire seri	al I/O mod	de operation.)			
	1	0	SBI mode (see 17.4.3 SBI mode operation.)												
		1	0	Note 2	Note 2	0	0	0	1	SBI mode	MSB	P25 (CMOS input/output)	SB1 (N-ch open-drain input/output)	SCK0 (N-ch	
	'	1	1	0	0	Note 2	Note 2	0	1	Obi illoue	MSB	SB0 (N-ch open-drain input/output)	P26 (CMOS input/output)	open-drain input/output)	

R/W	WUP	Wake-up Function Control ^{Note 3}
	0	Interrupt request signal generation with each serial transfer in any mode
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) data in SBI mode

R	COI	Slave Address Comparison Result Flag ^{Note 4}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.

2. Can be used freely as port function.

3. Be sure to set WUP to 0 when the 2-wire serial I/O mode.


4. When CSIE0 = 0, COI becomes 0.

Remark × : don't care

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

(b) Serial bus interface control register (SBIC)


SBIC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SBIC to 00H.



Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(c) Interrupt timing specify register (SINT)

SINT is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SINT to 00H.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark CSIIF0: Interrupt request flag for INTCSI0

CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)

(2) Communication operation

The 2-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception is carried out bit-wise in synchronization with the serial clock.

Shift operation of the serial I/O shift register 0 (SIO0) is carried out in synchronization with the falling edge of the serial clock (SCK0). The transmit data is held in the SO0 latch and is output from the SB0/P25 (or SB1/P26) pin on an MSB-first basis. The receive data input from the SB0 (or SB1) pin is latched into the SIO0 at the rising edge of SCK0.

Upon termination of 8-bit transfer, the SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 17-32. 2-wire Serial I/O Mode Timings

The SB0 (or SB1) pin specified for the serial data bus is an N-ch open-drain input/output pin and thus it must be externally connected to a pull-up resistor. Because the N-ch open-drain output must be high-impedance state for data reception, write FFH to SIO0 in advance.

The SB0 (or SB1) pin generates the SO0 latch status and thus the SB0 (or SB1) pin output status can be manipulated by setting bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC). However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 17.4.5 SCK0/P27 pin output manipulation).

(3) Other signals

Figure 17-33 shows RELT and CMDT operations.

RELT CMDT

Figure 17-33. RELT and CMDT Operations

(4) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is at high level after 8-bit serial transfer.

Cautions 1. If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

2. Because the N-ch open-drain output must be high-impedance state for data reception, write FFH to SIO0 in advance.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

(5) Error detection

In the 2-wire serial I/O mode, the serial bus SB0 (SB1) status being transmitted is fetched into the destination device, that is, the serial I/O shift register 0 (SIO0). Thus, transmit error can be detected in the following way.

(a) Method of comparing SIO0 data before transmission to that after transmission

In this case, if two data differ from each other, a transmit error is judged to have occurred.

(b) Method of using the slave address register (SVA)

Transmit data is set to both SIO0 and SVA and is transmitted. After termination of transmission, COI bit (match signal coming from the address comparator) of the serial operating mode register 0 (CSIM0) is tested. If "1", normal transmission is judged to have been carried out. If "0", a transmit error is judged to have occurred.

17.4.5 SCK0/P27 pin output manipulation

Because the SCK0/P27 pin incorporates an output latch, static output is also possible by software in addition to normal serial clock output.


P27 output latch manipulation enables any value of SCK0 to be set by software (SI0/SB0 and SO0/SB1 pin to be controlled with the RELT and CMDT bits of the serial bus interface control register (SBIC)).

SCK0/P27 pin output manipulating procedure is described below.

- <1> Set the serial operating mode register 0 (CSIM0) (SCK0 pin enabled for serial operation in the output mode).

 SCK0 = 1 with serial transfer suspended.
- <2> Manipulate the P27 output latch with a bit manipulation instruction.

Figure 17-34. SCK0/P27 Pin Configuration



[MEMO]

CHAPTER 18 SERIAL INTERFACE CHANNEL 0 (μ PD78070AY)

The μ PD78070AY incorporates three channels of serial interfaces. Differences between channels 0, 1, and 2 are as follows (Refer to **CHAPTER 19 SERIAL INTERFACE CHANNEL 1** for details of the serial interface channel 1. Refer to **CHAPTER 20 SERIAL INTERFACE CHANNEL 2** for details of the serial interface channel 2).

Table 18-1. Differences between Channels 0, 1, and 2

Serial Tra	ansfer Mode	Channel 0	Channel 1	Channel 2
	Clock selection	fxx/2, fxx/2², fxx/2³, fxx/ 2⁴, fxx/2⁵, fxx/2⁶, fxx/2⁻, fxx/2⁵, external clock, TO2 output	fxx/2, fxx/2², fxx/2³, fxx/ 2⁴, fxx/2⁵, fxx/2⁶, fxx/2⁻, fxx/2⁶, external clock, TO2 output	External clock, baud rate generator output
3-wire serial I/O	Transfer method	MSB/LSB switchable as the start bit	MSB/LSB switchable as the start bit Automatic transmit/ receive function	MSB/LSB switchable as the start bit
	Transfer end flag	Serial transfer end interrupt request flag (CSIIF0)	Serial transfer end interrupt request flag (CSIIF1)	Serial transfer end interrupt request flag (SRIF)
2-wire serial I/O		Use possible		None
I ² C bus (Inter IC	I ² C bus (Inter IC Bus)		None	None
UART (asynchronous se	erial interface)	None		Use possible

18.1 Serial Interface Channel 0 Functions

Serial interface channel 0 employs the following four modes.

- · Operation stop mode
- 3-wire serial I/O mode
- · 2-wire serial I/O mode
- I2C (Inter IC) bus mode
- Caution Do not change the operation mode (3-wire serial I/O/2-wire serial I/O/I²C bus) while the operation
 of the serial interface channel 0 is enabled. Stop the serial operation before changing the
 operation mode.

(1) Operation stop mode

This mode is used when serial transfer is not carried out. Power consumption can be reduced.

(2) 3-wire serial I/O mode (MSB-/LSB-first selectable)

This mode is used for 8-bit data transfer using three lines, one each for serial clock (SCK0), serial output (SO0) and serial input (SI0). This mode enables simultaneous transmission/reception and therefore reduces the data transfer processing time.

The start bit of transferred 8-bit data is switchable between MSB and LSB, so that devices can be connected regardless of their start bit recognition.

This mode should be used when connecting with peripheral I/O devices or display controllers which incorporate a conventional synchronous clocked serial interface as is the case with the 75X/XL, 78K, and 17K Series.

(3) 2-wire serial I/O mode (MSB-first)

This mode is used for 8-bit data transfer using two lines of serial clock ($\overline{SCK0}$) and serial data bus (SB0 or SB1).

This mode enables to cope with any one of the possible data transfer formats by controlling the SCKO level and the SB0 or SB1 output level. Thus, the handshake line previously necessary for connection of two or more devices can be removed, resulting in the increased number of available input/output ports.

(4) I2C (Inter IC) bus mode (MSB-first)

This mode is used for 8-bit data transfer with two or more devices using two lines of serial clock (SCL) and serial data bus (SDA0 or SDA1).

This mode is in compliance with the I²C bus format. In this mode, the transmitter outputs three kinds of data onto the serial data bus: "start condition", "data", and "stop condition", to be actually sent or received. The receiver automatically distinguishes the received data into "start condition", "data", or "stop condition", by hardware.




Figure 18-1. Serial Bus Configuration Example Using I²C Bus

18.2 Serial Interface Channel 0 Configuration

Serial interface channel 0 consists of the following hardware.

Table 18-2. Serial Interface Channel 0 Configuration

Item	Configuration
Register	Serial I/O shift register 0 (SIO0) Slave address register (SVA)
Control register	Timer clock select register 3 (TCL3) Serial operating mode register 0 (CSIM0) Serial bus interface control register (SBIC) Interrupt timing specify register (SINT) Port mode register 2 (PM2) ^{Note}

Note Refer to Figure 6-7. Block Diagram of P20, P21, P23 to P26 and Figure 6-8. Block Diagram of P22 and P27.




Figure 18-2. Serial Interface Channel 0 Block Diagram

Remark Output control performs selection between CMOS output and N-ch open-drain output.

(1) Serial I/O shift register 0 (SIO0)

This is an 8-bit register to carry out parallel-serial conversion and to carry out serial transmission/reception (shift operation) in synchronization with the serial clock.

SIO0 is set with an 8-bit memory manipulation instruction.

When bit 7 (CSIE0) of serial operating mode register 0 (CSIM0) is 1, writing data to SIO0 starts serial operation.

In transmission, data written to SIO0 is output to the serial output (SO0) or serial data bus (SB0/SB1). In reception, data is read from the serial input (SI0) or SB0/SB1 to SIO0.

Note that, if a bus is driven in the I²C bus mode or 2-wire serial I/O mode, the bus pin must serve for both input and output. Therefore, the transmission N-ch transistor of the device which will start reception of data must be turned off beforehand. Consequently, write FFH to SIO0 in advance.

In the I²C bus mode, set SIO0 to FFH with bit 7 (BSYE) of the serial bus interface control register (SBIC) set to 0

RESET input makes SIO0 undefined.

Caution In the I²C bus mode, do not execute write instructions to SI0 while WUP (bit 5 of serial operation mode register 0 (CSIM0)) = 1. Data can be received when using the wake-up function (WUP = 1) even if write instruction to SIO0 is not executed. For the wake-up function, refer to 18.4.4 (1) (c) Wake-up function.

(2) Slave address register (SVA)

This is an 8-bit register to set the slave address value for connection of a slave device to the serial bus. This register is not used in the 3-wire serial I/O mode.

SVA is set with an 8-bit memory manipulation instruction.

The master device outputs a slave address for selection of a particular slave device to the connected slave device. These two data (the slave address output from the master device and the SVA value) are compared with an address comparator. If they match, the slave device has been selected. In that case, bit 6 (COI) of serial operating mode register 0 (CSIM0) becomes 1.

Addresses can be compared on the data of LSB-masked high-order 7 bits when bit 4 (SVAM) of the interrupt timing specify register (SINT) is set (1).

If no matching is detected in address reception, bit 2 (RELD) of the serial bus interface control register (SBIC) is cleared to 0. When bit 5 (WUP) of CSIM0 is set (1) in the I²C bus mode, the wake-up function can be used. In this case, the interrupt request signal (INTCSI0) is generated if the slave address output from the master and the SVA value match (the interrupt request signal is generated also when a stop condition is detected). This interrupt request enables to recognize the generation of the communication request from the master device. Set SIC to 1 when using the wake-up function.

Further, when SVA transmits data as master or slave device in the the I²C bus mode or 2-wire serial I/O mode, errors can be detected using SVA.

RESET input makes SVA undefined.

(3) SO0 latch

This latch holds SI0/SB0/SDA0/P25 and SO0/SB1/SDA1/P26 pin levels. It can be directly controlled by software.

(4) Serial clock counter

This counter counts the serial clocks to be output and input during transmission/reception and to check whether 8-bit data has been transmitted/received.

(5) Serial clock control circuit

This circuit controls serial clock supply to the serial I/O shift register 0 (SIO0). When the internal system clock is used, the circuit also controls clock output to the $\overline{SCKO}/SCL/P27$ pin.

(6) Interrupt request signal generator

This circuit controls interrupt request signal generation. It generates interrupt request signals according to the settings of interrupt timing specification register (SINT) bits 0 and 1 (WAT0, WAT1) and serial operation mode register 0 (CSIM0) bit 5 (WUP), as shown in Table 18-3.

(7) Acknowledge output circuit and stop condition/start condition/acknowledge detector

These two circuits output and detect various control signals in the I²C mode.

These do not operate in the 3-wire serial I/O mode and 2-wire serial I/O mode.

Table 18-3. Serial Interface Channel 0 Interrupt Request Signal Generation

Serial Transfer Mode	BSYE	WUP	WAT1	WAT0	ACKE	Description
3-wire or 2-wire serial I/O mode	0	0	0	0	0	An interrupt request signal is generated each
						time 8 serial clocks are counted.
		Othe	than a	above		Setting prohibited
I ² C bus mode (transmit)	0	0	1	0	0	An interrupt request signal is generated each time
						8 serial clocks are counted (8-clock wait).
						Normally, during transmission the settings WAT21,
						WAT0 = 1, 0, are not used. They are used only
						when wanting to coordinate receive time and
						processing systematically using software. ACK
						information is generated by the receiving side,
						thus ACKE should be set to 0 (disable).
			1	1	0	An interrupt request signal is generated each
						time 9 serial clocks are counted (9-clock wait).
						ACK information is generated by the receiving
						side, thus ACKE should be set to 0 (disable).
	Other than above					Setting prohibited
I ² C bus mode (receive)	1	0	1	0	0	An interrupt request signal is generated each
						time 8 serial clocks are counted (8-clock wait).
						ACK information is output by manipulating ACKT
						by software after an interrupt request is generated.
			1	1	0/1	An interrupt request signal is generated each
						time 9 serial clocks are counted (9-clock wait).
						To automatically generate ACK information,
						preset ACKE to 1 before transfer start. However,
						in the case of the master, set ACKE to 0
						(disable) before receiving the last data.
	1	1	1	1	1	After address is received, if the values of the
						serial I/O shift register 0 (SI00) and the slave
						address register (SVA) match and if stop condition
						is detected, an interrupt request signal is generated.
						To automatically generate ACK information,
						preset ACKE to 1 (enable) before transfer start.
		Other	than a	above		Setting prohibited

Remark BSYE: Bit 7 of serial bus interface control register (SBIC)

ACKE: Bit 5 of serial bus interface control register (SBIC)

*

18.3 Serial Interface Channel 0 Control Registers

The following four types of registers are used to control serial interface channel 0.

- Timer clock select register 3 (TCL3)
- Serial operating mode register 0 (CSIM0)
- Serial bus interface control register (SBIC)
- Interrupt timing specify register (SINT)

(1) Timer clock select register 3 (TCL3)

This register sets the serial clock of serial interface channel 0.

TCL3 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL3 to 88H.

Figure 18-3. Timer Clock Select Register 3 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL3	TCL37	TCL36	TCL35	TCL34	TCL33	TCL32	TCL31	TCL30	FF43H	88H	R/W

TCL33	TCL32	TCL31	TCL30	Serial	Serial Interface Channel 0 Serial Clock Selection						
				Serial	Clock in I ² C Bus I	Mode	Serial Clock in 2-wire or 3-wire Serial I/O Mode				
					MCS = 1	MCS = 0		MCS = 1	MCS = 0		
0	1	1	0	fxx/2 ⁵	Setting prohibited	fx/26 (78.1 kHz)	fxx/2	Setting prohibited	fx/22 (1.25 MHz)		
0	1	1	1	fxx/26	fx/26 (78.1 kHz)	fx/2 ⁷ (39.1 kHz)	fxx/22	fx/22 (1.25 MHz)	fx/23 (625 kHz)		
1	0	0	0	fxx/27	fx/27 (39.1 kHz)	fx/28 (19.5 kHz)	fxx/23	fx/23 (625 kHz)	fx/24 (313 kHz)		
1	0	0	1	fxx/28	fx/28 (19.5 kHz)	fx/29 (9.77 kHz)	fxx/24	fx/24 (313 kHz)	fx/2 ⁵ (156 kHz)		
1	0	1	0	fxx/29	fx/29 (9.77 kHz)	fx/2 ¹⁰ (4.88 kHz)	fxx/25	fx/2 ⁵ (156 kHz)	fx/26 (78.1 kHz)		
1	0	1	1	fxx/210	fx/2 ¹⁰ (4.88 kHz)	fx/2 ¹¹ (2.44 kHz)	fxx/26	fx/26 (78.1 kHz)	fx/27 (39.1 kHz)		
1	1	0	0	fxx/211	fx/2 ¹¹ (2.44 kHz)	fx/2 ¹² (1.22 kHz)	fxx/27	fx/27 (39.1 kHz)	fx/28 (19.5 kHz)		
1	1	0	1	fxx/212	/2 ¹² f _x /2 ¹² (1.22 kHz) f _x /2 ¹³ (0.61 kHz) f _x x/2 ⁸ f _x /2 ⁸ (19.5 kHz) f _x /2 ⁹ (9.8 kHz)						
С	ther tha	an abov	re	Setting	Setting prohibited						

TOL 07	TCL37 TCL36 TCL3	TOL 05	TOL 0.4	Serial Interface Channel 1 Serial Clock Selection					
TCL37	TCL36	TCL35	TCL34		MCS = 1	MCS = 0			
0	1	1	0	fxx/2	Setting prohibited	fx/2 ² (1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)			
1	0	0	0	fxx/2³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)			
C	Other than above			Setting prohibited					

Caution When rewriting TCL3 to other data, stop the serial transfer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) Serial operating mode register 0 (CSIM0)

This register sets serial interface channel 0 serial clock, operating mode, operation enable/stop wake-up function and displays the address comparator match signal.

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

★ Caution Do not change the operation mode (3-wire serial I/O/2-wire serial I/O/I²C bus) while the operation of the serial interface channel 0 is enabled. Stop the serial operation before changing the operation mode.

Figure 18-4. Serial Operating Mode Register 0 Format

Symbol	<7>	>	<6>	<5>	>	4	3		2	1	0	Addre	ss After Reset	R/W	
CSIM0	CSIE	Ξ0	COI	WU	P c	SIM04	CSIM	103 CS	SIM02	CSIM01	CSIM00	FF60H	H 00H	R/W ^{Note 1}	
				_			_					1			
R/W	CSIM	01 C	SIM00	Se	rial I	nterfa	ice C	hann	nel 0	Clock S	election	า			
	0		×	Inp	out cl	ock to	o SC	K0/S	CL pi	in from o	off-chip	ı			
	1		0	8-k	oit tin	ner re	giste	er 2 (T	ΓM2)	output ^N	lote 2				
	1		1	Clc	ock s	pecifi	ied w	ith bi	ts 0 t	to 3 of ti	mer clc	ck select	register 3 (TCL3))	
R/W	CSIM	CSIN	сѕім	PM25	P25	PM26	P26	PM27	P27	Oper	ration	Start Bit	SI0/SB0/SDA0/	SO0/SB1/SDA1/	SCK0/SCL/P27
	04	03	02	FIVIZO	F23	FIVIZO	F20	FIVIZI	PZI	Мо	de	Start Bit	P25 Pin Function	P26 Pin Function	Pin Function
	0		0	Note 3	Note 3	0	0	0	1	3-wire	e serial	MSB	SIONote 3	SO0	SCK0 (CMOS
	0	×	1		×	0	0	0	' '	I/O m	node	LSB	(Input)	(CMOS output)	input/output)
	1	1	0	Note 4	Note 4	0	0	0	1		e serial	MSB	P25 (CMOS input/output)	SB1/SDA1 (N-ch open-drain input/output)	SCK0/SCL
			1	0	0	Note 4	Note 4	0	or I ² C buo	r iviol	WISB	SB0/SDA0 (N-ch open-drain input/output)	P26 (CMOS input/output)	(N-ch open-drain input/output)	
R/W	WU	Р	Wake	e-up l	Func	tion (Contr	Ol ^{Note}	5						
	0		Interr	upt r	eque	st sig	ınal ç	gener	ation	with ea	ach seri	al transfe	r in any mode		
	1												ved after detectir A) data in I ² C bus		
R	СО	И	Slave	∍ Add	Iress	Com	paris	on R	esult	t Flag ^{Not}	.e 6				
	0		Slave	add	ress	regis	ter (S	SVA)	not e	equal to	serial I	/O shift re	gister 0 (SIO0) d	ata	
	1		Slave	add :	ress	regis	ter (S	SVA)	equa	al to seri	ial I/O s	shift regist	er 0 (SIO0) data		
R/W	CSIE	≣0	Seria	I Inte	rface	e Cha	ınnel	0 Op	erati	ion Cont	irol				
	0		Oper	ation	stop	ped									
	1		Oper	ation	ena	bled									

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. I²C bus mode, the clock frequency becomes 1/16 of that output from TO2.
- 3. Can be used as P25 (CMOS input/output) when used only for transmission.
- 4. Can be used freely as port function.
- 5. Set bit 5 (SIC) of the interrupt timing specify register (SINT) to 1 when using the wake-up function (WUP = 1). Do not execute a write instruction to the serial I/O shift register 0 (SIO0) while WUP = 1.
- **6.** When CSIE0 = 0, COI becomes 0.

Remark ×: don't care

(3) Serial bus interface control register (SBIC)

This register sets serial bus interface operation and displays statuses.

SBIC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SBIC to 00H.

Figure 18-5. Serial Bus Interface Control Register Format (1/2)

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W		
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note}		
R/W	RELT	Used for stop condition signal output. When RELT = 1, SO latch is set to 1. After S Also cleared to 0 when CSIE0 = 0.							ch setting, au	utomatically cle	eared to 0.		
R/W	CMDT	Wher	Used for start condition signal output. When CMDT = 1, SO latch is cleared to 0. After SO latch clearance, automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.										
R	RELD	LD Stop Condition Detection											
	Clear	Conditi	ions (R	ELD = (0)				Set Condi	tions (RELD =	1)		
	• If S ad • Wh	 When transfer start instruction is executed If SIO0 and SVA values do not match in address reception When CSIE0 = 0 When RESET input is applied 							When stop condition signal is detected				
R	CMDD	Start	Conditi	on Dete	ection								
	Clear	Conditi	ions (C	MDD =	0)				Set Condi	tions (CMDD =	: 1)		
	• Wh	When transfer start instruction is executed When stop condition signal is detected When CSIE0 = 0 When RESET input is applied When start condition signal is detected											
R/W	ACKT	Used to generate the \overline{ACK} signal by software when 8-clock wait mode is selected. Keeps SDA0 (SDA1) low from set instruction (ACKT = 1) execution to the next fallig edge of SCL. Also cleared to 0 upon start of serial interface transfer or when CSIE0 = 0.											

Note Bits 2, 3, and 6 (RELD, CMDD and ACKD) are read-only bits.

Figure 18-5. Serial Bus Interface Control Register Format (2/2)

R/W

/W	ACKE	Acknowledge Signal Output Control ^{Note 1}
	0	Disables acknowledge signal automatic output. (However, output with ACKT is enabled) Used for reception when 8-clock wait mode is selected or for transmission. Note 2
	1	Enables acknowledge signal automatic output. Outputs acknowledge signal in synchronization with the falling edge of the 9th SCL clock cycle (automatically output when ACKE = 1). However, not automatically cleared to 0 after acknowledge signal output. Used in reception with 9-clock wait mode selected.

R	ACKD Acknowledge Detection	
	Clear Conditions (ACKD = 0)	Set Conditions (ACKD = 1)
	While executing the transfer start instruction When CSIE0 = 0 When RESET input is applied	When acknowledge signal (ACK) is detected at the rising edge of SCL clock after completion of transfer

R/W

/	Note 3 BSYE	Control of N-ch Open-drain Output for Transmission in I ² C Bus Mode ^{Note 4}
	0	Output enabled (transmission)
	1	Output disabled (reception)

Notes 1. Setting should be performed before transfer.

- 2. If 8-clock wait mode is selected, the acknowledge signal at reception time must be output using ACKT.
- **3.** The busy mode can be canceled by start of serial interface transfer or reception of address signal. However, the BSYE flag is not cleared to 0.
- 4. When using the wake-up function, be sure to set BSYE to 1.

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(4) Interrupt timing specify register (SINT)

This register sets the bus release interrupt and address mask functions and displays the SCK0/SCL pin level status.

SINT is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SINT to 00H.

Figure 18-6. Interrupt Timing Specify Register Format (1/2)

Symbol	7	<6>	<5>	<4>	<3>	<2>	1	0	Address	After Reset	R/W
SINT	0	CLD	SIC	SVAM	CLC	WREL	WAT1	WAT0	FF63H	00H	R/W ^{Note 1}

R/W	WAT1	WAT0	Wait and Interrupt Control
	0	0	Generates interrupt service request at rising edge of 8th SCK0 clock cycle. (keeping clock output in high impedance)
	0	1	Setting prohibited
	1	0	Used in I ² C bus mode. (8-clock wait) Generates interrupt service request at rising edge of 8th SCK0 clock cycle. (In the case of master device, makes SCL output low to enter wait state after 8 clock pulses are output. In the case of slave device, makes SCL output low to request wait state after 8 clock pulses are input.)
	1	1	Used in I ² C bus mode. (9-clock wait) Generates interrupt service request at rising edge of 9th SCK0 clock cycle. (In the case of master device, makes SCL output low to enter wait state after 9 clock pulses are output. In the case of slave device, makes SCL output low to request wait state after 9 clock pulses are input.)

R/W	WREL	Wait Sate Cancellation Control
	0	Wait state has been cancelled.
	1	Cancels wait state. Automatically cleared to 0 when the state is cancelled. (Used to cancel wait state by means of WAT0 and WAT1.)

R/W	CLC	Clock Level Control Note 2
	0	Used in I ² C bus mode.
		Make output level of SCL pin low unless serial transfer is being performed.
	1	Used in I²C bus mode. Make SCL pin enter high-impedance state unless serial transfer is being performed. (except for clock line which is kept high) Used to enable master device to generate start condition and stop condition signals.

Notes 1. Bit 6 (CLD) is a read-only bit.

2. When not using the I2C mode, set CLC to 0.

Figure 18-6. Interrupt Timing Specify Register Format (2/2)

R/W	SVAM	SVA Bit to be Used as Slave Address
	0	Bits 0 to 7
	1	Bits 1 to 7

R/W	SIC	INTCSI0 Interrupt Cause SelectionNote1
	0	CSIIF0 is set to 1 upon termination of serial interface channel 0 transfer
	1	CSIIF0 is set to 1 upon stop condition detection or termination of serial interface channel 0 transfer

R	CLD	SCK0/SCL Pin Level ^{Note 2}
	0	Low level
	1	High level

Notes 1. When using wake-up function in the I^2C mode, set SIC to 0.

2. When CSIE0 = 0, CLD becomes 0.

Remark SVA : Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)

18.4 Serial Interface Channel 0 Operations

The following four operating modes are available to the serial interface channel 0.

- · Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- I2C (Inter IC) bus mode

18.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. The serial I/O shift register 0 (SIO0) does not carry out shift operation either and thus it can be used as ordinary 8-bit register.

In the operation stop mode, the P25/SI0/SB0/SDA0, P26/SO0/SB1/SDA1 and P27/SCK0/SCL pins can be used as general input/output ports.

(1) Register setting

The operation stop mode is set with the serial operating mode register 0 (CSIM0).

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W		
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W		
R/W	CSIE0	Serial Interface Channel 0 Operation Control											
	0	Oper	ation st	opped									
	1	Oper	ation er	nabled									

18.4.2 3-wire serial I/O mode operation

The 3-wire serial I/O mode is valid for connection of peripheral I/O units and display controllers which incorporate a conventional synchronous clocked serial interface as is the case with the 75X/XL, 78K, and 17K Series.

Communication is carried out with three lines of serial clock (SCKO), serial output (SOO), and serial input (SIO).

(1) Register setting

The 3-wire serial I/O mode is set with the serial operating mode register 0 (CSIM0) and serial bus interface control register (SBIC).

(a) Serial operating mode register 0 (CSIM0)

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Symbol **CSIM**

										After Reset	R/W
10	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}

R/W

V	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection
	0	×	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03	CSIM 02		P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/SDA0 /P25 Pin Function	SO0/SB1/SDA1 /P26 Pin Function	SCK0/SCL/P27 Pin Function
	0	×	0	Note 2	Note 2	0	0	0	1	3-wire serial	MSB	SIO ^{Note 2}	SO0	SCK0 (CMOS
		^	1	•	^	O		U	•	I/O mode	LSB	(Input)	(CMOS output)	input/output)
	1	1	or					`		I.3 2-wire seria		de operation.)		

R/

R/W	WUP	Wake-up Function Control ^{Note 3}	
	0	Interrupt request signal generation with each serial transfer in any mode	
	1	Interrupt request signal generation when the address received after detecting start condition (when CMDD = 1) matches the slave address register (SVA) data in I ² C bus mode	

R

R/W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.


- 2. Can be used as P25 (CMOS input/output) when used only for transmission.
- 3. Be sure to set WUP to 0 when the 3-wire serial I/O mode is selected.

Remark × : don't care

> PMxx: Port mode register Pxx : Port output latch

(b) Serial bus interface control register (SBIC)

SBIC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SBIC to 00H.



Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(2) Communication operation

The 3-wire serial I/O mode is used for data transmission/reception in 8-bit units. Bit-wise data transmission/reception is carried out in synchronization with the serial clock.

Shift operation of the serial I/O shift register 0 (SIO0) is carried out at the falling edge of the serial clock $(\overline{SCK0})$. The transmitted data is held in the SO0 latch and is output from the SO0 pin. The received data input to the SI0 pin is latched in SIO0 at the rising edge of $\overline{SCK0}$.

Upon termination of 8-bit transfer, SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 18-7. 3-wire Serial I/O Mode Timings

The SO0 pin is a CMOS output pin and outputs current SO0 latch statuses. Thus, the SO0 pin output status can be manipulated by setting the bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC). However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 18.4.7 SCK0/SCL/P27 pin output manipulation).

(3) Other signals

Figure 18-8 shows RELT and CMDT operations.

SO0 latch

RELT

CMDT

Figure 18-8. RELT and CMDT Operations

(4) MSB/LSB switching as the start bit

The 3-wire serial I/O mode enables to select transfer to start from MSB or LSB.

Figure 18-9 shows the configuration of the serial I/O shift register 0 (SIO0) and internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified with bit 2 (CSIM02) of the serial operating mode register 0 (CSIM0).




Figure 18-9. Circuit of Switching in Transfer Bit Order

Start bit switching is realized by switching the bit order for data write to SIO0. The SIO0 shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

(5) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1.
- Internal serial clock is stopped or SCK0 is a high level after 8-bit serial transfer.

Caution If CSIE0 is set to "1" after data write to SIO0, transfer does not start.


Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

18.4.3 2-wire serial I/O mode operation

The 2-wire serial I/O mode can cope with any communication format by program.

Communication is basically carried out with two lines of serial clock (SCK0) and serial data input/output (SB0 or SB1).

Figure 18-10. Serial Bus Configuration Example Using 2-wire Serial I/O Mode



(1) Register setting

The 2-wire serial I/O mode is set with the serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specify register (SINT).

(a) Serial operating mode register 0 (CSIM0)

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM0 to 00H.

Symbol

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W ^{Note 1}

R/W

/	CSIM01	CSIM00	Serial Interface Channel 0 Clock Selection
	0	×	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W

W	CSIM 04	CSIM 03		PM25	P25	PM26	P26	PM27	P27	Operation Mode	Start Bit	SI0/SB0/SDA0 /P25 Pin Function	SO0/SB1/SDA1 /P26 Pin Function	SCK0/SCL/P27 Pin Function
	0	×	3-w	ire Se	erial I	/O m	ode	(See	18.4	.2 3-wire seria	l I/O mod	e operation.)		
	,	,	0	Note 2	Note 2	0	0	0	1	2-wire serial	MSB	P25 (CMOS input/output	SB1/SDA1 (N-ch open-drain input/output)	SCK0/SCL
	7	1	1	0	0	Note 2	Note 2	0	1	or I ² C bus mode		SB0/SDA0 (N-ch open-drain input/output)	P26 (CMOS input/output)	(N-ch open-drain input/output)

R/W

WUP	Wake-up Function Control Note 3
0	Interrupt request signal generation with each serial transfer in any mode
1	Interrupt request signal generation when the address received after detecting start condition (when CMDD = 1) matches the slave address register (SVA) data in I ² C bus mode

R

CO	Slave Address Comparison Result Flag ^{Note 4}
0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W

W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. Can be used freely as port function.
- 3. Be sure to set WUP to 0 when the 2-wire serial I/O mode.
- **4.** When CSIE0 = 0, COI becomes 0.

Remark × : don't care

PMxx: Port mode register Pxx: Port output latch

(b) Serial bus interface control register (SBIC)

SBIC is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SBIC to 00H.

Symbol <7> <6> Address After Reset R/W <5> <4> <3> <2> <1> <0> SBIC ACKD ACKE ACKT CMDD RELD CMDT RELT BSYE FF61H 00H R/W R/W When RELT = 1, SO latch is set to 1. After SO latch setting, automatically cleared to 0. **RELT** Also cleared to 0 when CSIE0 = 0. R/W When CMDT = 1, SO latch is cleared to 0. After SO latch clearance, automatically cleared to 0. CMDT Also cleared to 0 when CSIE0 = 0.

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(c) Interrupt timing specify register (SINT)

SINT is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SINT to 00H.

Notes 1. Bit 6 (CLD) is a read-only bit.

2. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 to 3 to 0 of the 2-wire serial I/O mode is used.

Remark CSIIF0: Interrupt request flag for INTCSI0

(2) Communication operation

The 2-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception is carried out bit-wise in synchronization with the serial clock.

Shift operation of the serial I/O shift register 0 (SIO0) is carried out in synchronization with the falling edge of the serial clock ($\overline{SCK0}$). The transmit data is held in the SO0 latch and is output from the SB0/SDA0/P25 (or SB1/SDA1/P26) pin on an MSB-first basis. The receive data input from the SB0 (or SB1) pin is latched into the SIO0 at the rising edge of $\overline{SCK0}$.

Upon termination of 8-bit transfer, the SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 18-11. 2-wire Serial I/O Mode Timings

The SB0 (or SB1) pin specified for the serial data bus is an N-ch open-drain input/output and thus it must be externally connected to a pull-up resistor. Because the N-ch open-drain output must be high-impedance state for data reception, write FFH to SIO0 in advance.


The SB0 (or SB1) pin generates the SO0 latch status and thus the SB0 (or SB1) pin output status can be manipulated by setting the bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC). However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 18.4.7 SCK0/SCL/P27 pin output manipulation).

(3) Other signals

Figure 18-12 shows RELT and CMDT operations.

Figure 18-12. RELT and CMDT Operations



(4) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is at high level after 8-bit serial transfer.

Cautions 1. If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

2. Because the N-ch open-drain output must be high-impedance state for data reception, write FFH to SIO0 in advance.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

(5) Error detection

In the 2-wire serial I/O mode, the serial bus SB0 (SB1) status being transmitted is fetched into the destination device, that is, the serial I/O shift register 0 (SIO0). Thus, transmit error can be detected in the following way.

(a) Method of comparing SIO0 data before transmission to that after transmission

In this case, if two data differ from each other, a transmit error is judged to have occurred.

(b) Method of using the slave address register (SVA)

Transmit data is set to both SIO0 and SVA and is transmitted. After termination of transmission, COI bit (match signal coming from the address comparator) of the serial operating mode register 0 (CSIM0) is tested. If "1", normal transmission is judged to have been carried out. If "0", a transmit error is judged to have occurred.

18.4.4 I2C bus mode operation

The I²C bus mode is provided for when communication operations are performed between a single master device and multiple slave devices. This mode configures a serial bus that includes only a single master device, and is based on the clocked serial I/O format with the addition of bus configuration functions, which allows the master device to communicate with a number of (slave) devices using only two lines: serial clock (SCL) line and serial data bus (SDA0 or SDA1) line. Consequently, when the user plans to configure a serial bus which includes multiple microcontrollers and peripheral devices, using this configuration results in reduction of the required number of port pins and on-board wires.

In the I²C bus specification, the master sends start condition, data, and stop condition signals to slave devices through the serial data bus, while slave devices automatically detect and distinguish the type of signals due to the signal detection function incorporated as hardware. This function simplifies the application program to control I²C bus.

An example of a serial bus configuration is shown in Figure 18-13. This system below is composed of CPUs and peripheral ICs having serial interface hardware that complies with the I²C bus specification.

Note that pull-up resistors are required to connect to both serial clock line and serial data bus line, because opendrain buffers are used for the serial clock pin (SCL) and the serial data bus pin (SDA0 or SDA1) on the I²C bus.

The signals used in the I²C bus mode are described in Table 18-4.




Figure 18-13. Example of Serial Bus Configuration Using I²C Bus

(1) I2C bus mode functions

In the I2C bus mode, the following functions are available.

(a) Automatic identification of serial data

Slave devices automatically detect and identifies start condition, data, and stop condition signals sent in series through the serial data bus.

(b) Chip selection by specifying device addresses

The master device can select a specific slave device connected to the I²C bus and communicate with it by sending in advance the address data corresponding to the destination device.

(c) Wake-up function

When address data is sent from the master device, slave devices compare it with the value registered in their internal slave address registers. If the values in one of the slave devices match, the slave device internally generates an interrupt request signal to terminate the current processing and communicates with the master device (an interrupt request generates also when a stop condition is detected). Therefore, CPUs other than the selected slave device on the I²C bus can perform independent operations during the serial communication.

(d) Acknowledge signal (ACK) control function

The master device and a slave device send and receive acknowledge signals to confirm that the serial communication has been executed normally.

(e) Wait signal (WAIT) control function

When a slave device is preparing for data transmission or reception and requires more waiting time, the slave device outputs a wait signal on the bus to inform the master device of the wait status.

(2) I2C bus definition

This section describes the format of serial data communications and functions of the signals used in the I²C bus mode.

First, the transfer timings of the start condition, data, and stop condition signals, which are output onto the signal data bus of the I²C bus, are shown in Figure 18-14.




Figure 18-14. I²C Bus Serial Data Transfer Timing

The start condition, slave address, and stop condition signals are output by the master. The acknowledge signal (ACK) is output by either the master or the slave device (normally by the device which has received the 8-bit data that was sent). A serial clock (SCL) is continuously supplied from the master device.

(a) Start condition

When the SDA0 (SDA1) pin level is changed from high to low while the SCL pin is high, this transition is recognized as the start condition signal. This start condition signal, which is created using the SCL and SDA0 (or SDA1) pins, is output from the master device to slave devices to initiate a serial transfer. Refer to **18.4.5 Cautions on use of I**²**C bus mode**, for details of the start condition output.

The start condition signal is detected by hardware incorporated in slave devices.

SCL H

Figure 18-15. Start Condition

(b) Address

The 7 bits following the start condition signal are defined as an address.

SDA0 (SDA1)

The 7-bit address data is output by the master device to specify a specific slave from among those connected to the bus line. Each slave device on the bus line must therefore have a different address. Therefore, after a slave device detects the start condition, it compares the 7-bit address data received and the data of the slave address register (SVA). After the comparison, only the slave device in which the data are a match becomes the communication partner, and subsequently performs communication with the master device until the master device sends a start condition or stop condition signal.




Figure 18-16. Address

(c) Transfer direction specification

The 1 bit that follows the 7-bit address data will be sent from the master device, and it is defined as the transfer direction specification bit. If this bit is 0, it is the master device which will send data to the slave. If it is 1, it is the slave device which will send data to the master.




Figure 18-17. Transfer Direction Specification


Transfer direction specification

(d) Acknowledge signal (ACK)

The acknowledge signal indicates that the transferred serial data has definitely been received. This signal is used between the sending side and receiving side devices for confirmation of correct data transfer. In principle, the receiving side device returns an acknowledge signal to the sending device each time it receives 8-bit data. The only exception is when the receiving side is the master device and the 8-bit data is the last transfer data; the master device outputs no acknowledge signal in this case. The sending side that has transferred 8-bit data waits for the acknowledge signal which will be sent from the receiving side. If the sending side device receives the acknowledge signal, which means a successful data transfer, it proceeds to the next processing. If this signal is not sent back from the slave device, this means that the data sent has not been received by the slave device, and therefore the master device

Figure 18-18. Acknowledge Signal

outputs a stop condition signal to terminate subsequent transmissions.



(e) Stop condition

If the SDA0 (SDA1) pin level changes from low to high while the SCL pin is high, this transition is defined as a stop condition signal.

The stop condition signal is output from the master to the slave device to terminate a serial transfer. The stop condition signal is detected by hardware incorporated in the slave device.




Figure 18-19. Stop Condition


(f) Wait signal (WAIT)

The wait signal is output by a slave device to inform the master device that the slave device is in wait state due to preparing for transmitting or receiving data.


During the wait state, the slave device continues to output the wait signal by keeping the SCL pin low to delay subsequent transfers. When the wait state is released, the master device can start the next transfer. For the releasing operation of slave devices, refer to **18.4.5 Cautions on use of I²C bus mode**.

Figure 18-20. Wait Signal

(a) Wait of 8 Clock Cycles



(b) Wait of 9 Clock Cycles



(3) Register setting

The I²C mode setting is performed by the serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specify register (SINT).

(a) Serial operating mode register 0 (CSIM0)

 $\mbox{CSIM0}$ is set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\mbox{RESET}}$ input sets 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After Reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W Note 1

R/W	CSIM	101 C	CSIM00	Seria	Serial Interface Channel 0 Clock Selection											
	0		×	Input	nput clock from off-chip to SCL pin											
	1		0	8-bit	8-bit timer register 2 (TM2) outputNote 2											
	1		1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)												
R/W	CSIM 04	CSIM 03	CSIM 02	PM25	P25	PM26	P26	PM27	P27	Operation mode	Start bit	SI0/SB0/SDA0/ P25 pin function	SO0/SB1/SDA1/ P26 pin function	SCK0/SCL/P27 pin function		
	0	×	3-wire	serial	serial I/O mode (see 18.4.2 3-wire serial I/O mode operation)											
	1	1 0 × × Note 3 Note 3 0 0 0				0	1	2-wire serial I/O or I ² C bus mode	MSB	P25 (CMOS I/O)	SB1/SDA1 N-ch open- drain I/O	SCKO/SCL N-ch open- drain I/O				
	1	1	1	0	0	× Note 3	× Note 3	0	1	2-wire serial I/O or I ² C bus mode	MSB	SB0/SDA0 N-ch open- drain I/O	P26 (CMOS I/O)	SCKO/SCL N-ch open- drain I/O		
R/W	WU	P	Wake-up	Functi	on Co	ntrol ^{Not}	te 4	•		_		<u> </u>	·			
	$\overline{}$	\neg						241								

K/VV	WUP	wake-up Function Control -
	0	Interrupt request signal generation with each serial transfer in any mode
	1	In I ² C bus mode, interrupt request signal is generated when the address data received after start condition detection (when CMDD = 1) matches data in slave address register (SVA).
R	COI	Slave Address Comparison Result Flag ^{Note 5}
	0	Slave address register (SVA) not equal to data in serial I/O shift register 0 (SIO0)
	1	Slave address register (SVA) equal to data in serial I/O shift register 0 (SIO0)

R/W	CSIE0	Serial Interface Channel 0 Operation Control
	0	Stops operation.
	1	Enables operation.

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. In the I²C bus mode, the clock frequency is 1/16 of the clock frequency output by TO2.
- 3. Can be used freely as a port.
- **4.** Set bit 5 (SIC) of the interrupt timing specify register (SINT) to 1 when using the wake-up function (WUP = 1). Do not execute a write instruction to the serial I/O shift register 0 (SIO0) while WUP = 1.
- 5. When CSIE0 = 0, COI is 0.

Remark × : Don't care

PMxx: Port mode register
Pxx: Port output latch

375

(b) Serial bus interface control register (SBIC)

SBIC is set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SBIC to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note 1}
R/W	RELT				tion outp			T = 1, SO	latch is set t	o 1. After SO la	atch setting, automatically cleared to 0.
R/W	W CMDT Use for start condition output. When CMDT = 1, SO latch is cleared to 0. After clearing SO latch, automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.									clearing SO latch, automatically	
R	RELD) S1	op Cond	dition De	etection						
	0	• \	f SIO0 a When C	ansfer st and SVA SIE0 = 0		do not m		ed address r	eception		
	1		etting Co When st		ition is d	etected					
R	CMDE) St	art Con	dition De	etection						
	0	• \	When st	ansfer st op cond SIE0 = 0	art instruition is d	etected	execute	ed			
	1		etting Co When st		ition is d	etected					
R/W	ACKT	ge	enerating	g an ACI		by softw					the next SCL falling edge. Used for ared to 0 if CSIE = 0 when a transfer by
R/W	ACKE	E Ad	knowle	dge Sigr	nal Autor	matic Ou	utput Co	ntrol ^{Note 2}			
	0	Di	sabled (with AC	KT enab	led). Us	ed whe	n receivin	g data in the	8-clock wait mod	de or when transmitting data. Note 3
	1	Af (a	utomatic	cally out	put wher	n ACKE	= 1). H		ot automatic		h the 9th falling edge of SCL clock after acknowledge signal output.
R	ACKD) A	cknowle	dge Det	ection						
	0	• \	When C	ansfer st SIE0 = 0	art instru) put is ap		execute	ed			
	1		et Condi When ac		dge signa	al is det	ected at	the rising	edge of SC	L clock after cor	npletion of transfer
R/W	BSYE Note 4		ontrol of	N-ch O	pen-draii	n Outpu	t for Tra	nsmission	n in I ² C Bus I	Mode ^{Note 5}	
	0	_	utput en	abled (ti	ransmiss	sion)					
	1	0	utput dis	sabled (r	eception	1)					

Notes 1. Bits 2, 3, and 6 (RELD, CMDD, ACKD) are read-only bits.

- 2. This setting must be performed prior to transfer start.
- 3. In the 8-clock wait mode, use ACKT for output of the acknowledge signal after normal data reception.
- **4.** The busy mode can be released by the start of a serial interface transfer or reception of an address signal. However, the BSYE flag is not cleared.
- 5. When using the wake-up function, be sure to set BSYE to 1.

Remark CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(c) Interrupt timing specification register (SINT)

SINT is set by the 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SINT to 00H.

Symbol

symbol	7	<6>	<5>	<4>	<3>	<2>	1	0	Address	After Reset	R/W
SINT	0	CLD	SIC	SVAM	CLC	WREL	WAT1	WAT0	FF63H	00H	R/W ^{Note 1}

R/W	WAT1	WAT0	Interrupt control by wait ^{Note 2}
	0	0	Interrupt service request is generated on rise of 8th SCK0 clock cycle (clock output is high impedance).
	0	1	Setting prohibited
	1	0	Used in I ² C bus mode (8-clock wait) Generates an interrupt service request on rise of 8th SCL clock cycle. (In case of master device, SCL pin is driven low after output of 8 clock cycles, to enter the wait state. In case of slave device, SCL pin is driven low after input of 8 clock cycles, to require the wait state.)
	1	1	Used in I ² C bus mode (9-clock wait) Generates an interrupt service request on rise of 9th SCL clock cycle. (In case of master device, SCL pin is driven low after output of 9 clock cycles, to enter the wait state. In case of slave device, SCL pin is driven low after input of 9 clock cycles, to require the wait state.)

R/W	WREL	Wait release control
	0	Indicates that the wait state has been released.
	1	Releases the wait state. Automatically cleared to 0 after releasing the wait state. This bit is used to release the wait state set by means of WAT0 and WAT1.

R/W	CLC	Clock level control
	0	Used in I ² C bus mode. In cases other than serial transfer, SCL pin output is driven low.
	1	Used in I ² C bus mode. In cases other than serial transfer, SCL pin output is set to high impedance. (Clock
		line is held high.) Used by master device to generate the start condition and stop condition signals.

R/W	SVAM	SVA bits used as slave address
	0	Bits 0 to 7
	1	Bits 1 to 7

R/W	SIC	INTCSI0 interrupt source selection ^{Note 3}
	0	CSIIF0 is set to 1 after end of serial interface channel 0 transfer.
	1	CSIIF0 is set to 1 after end of serial interface channel 0 transfer or when stop condition is detected.

R	CLD	SCL pin level ^{Note 4}		
	0	Low level		
	1	High level		

Notes 1. Bit 6 (CLD) is read-only.

- 2. When the I²C bus mode is used, be sure to set 1 and 0, or 1 and 1 in WAT0 and WAT1, respectively.
- 3. When using the wake-up function in I²C mode, be sure to set SIC to 1.

4. When CSIE0 = 0, CLD is 0.

Remark SVA : Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)

(4) Various signals

A list of signals in the I²C bus mode is given in Table 18-4.

Table 18-4. Signals in I²C Bus Mode

Signal name	Description	
Start condition	Definition :	SDA0 (SDA1) falling edge when SCL is high (Note 1)
	Function :	Indicates that serial communication starts and subsequent data are address data.
	Signaled by :	Master
	Signaled when :	CMDT is set.
	Affected flag(s):	CMDD (is set.)
Stop condition	Definition :	SDA0 (SDA1) rising edge when SCL is high (Note 1)
	Function :	Indicates end of serial transmission.
	Signaled by :	Master
	Signaled when :	RELT is set.
	Affected flag(s):	RELD (is set) and CMDD (is cleared)
Acknowledge signal (ACK)	Definition :	Low level of SDA0 (SDA1) pin during one SCL clock cycle after serial reception
	Function :	Indicates completion of reception of 1 byte.
	Signaled by :	Master or slave
	Signaled when :	ACKT is set with ACKE = 1.
	Affected flag(s):	ACKD (is set.)
Wait (WAIT)	Definition :	Low-level signal output to SCL
	Function :	Indicates state in which serial reception is not possible.
	Signaled by :	Slave
	Signaled when:	WAT1, WAT0 = $1\times$.
	Affected flag(s):	None
Serial Clock (SCL)	Definition :	Synchronization clock for output of various signals
	Function :	Serial communication synchronization signal.
	Signaled by :	Master
	Signaled when:	See Note 2 below.
	Affected flag(s):	CSIIF0. Also see Note 3 below.
Address (A6 to A0)	Definition :	7-bit data synchronized with SCL immediately after start condition signal
	Function :	Indicates address value for specification of slave on serial bus.
	Signaled by :	Master
	Signaled when :	See Note 2 below.
	Affected flag(s):	CSIIF0. Also see Note 3 below.
Transfer direction (R/W)	Definition :	1-bit data output in synchronization with SCL after address output
	Function :	Indicates whether data transmission or reception is to be performed.
	Signaled by :	Master
	Signaled when:	See Note 2 below.
	Affected flag(s):	CSIIF0. Also see Note 3 below.
Data (D7 to D0)	Definition :	8-bit data synchronized with SCL, not immediately after start condition
	Function :	Contains data actually to be sent.
	Signaled by :	Master or slave
	Signaled when:	See Note 2 below.
	Affected flag(s):	CSIIF0. Also see Note 3 below.

Notes 1. The level of the serial clock can be controlled by CLC of the interrupt timing specify register (SINT).

- 2. Execution of instruction to write data to SIO0 when CSIE0 = 1 (serial transfer start directive). In the wait state, the serial transfer operation will be started after the wait state is released.
- 3. If the 8-clock wait is selected when WUP = 0, CSIIF0 is set at the rising edge of the 8th clock cycle of SCL. If the 9-clock wait is selected when WUP = 0, CSIIF0 is set at the rising edge of the 9th clock cycle of SCL. If WUP = 1, CSIIF0 is set when an address is received and the address matches the slave address register (SVA) value and when a stop condition is detected.

(5) Pin configurations

The configurations of the serial clock pin SCL and the serial data bus pins SDA0 (SDA1) are shown below.

(a) SCL

Pin for serial clock input/output dual-function pin.

<1> Master N-ch open-drain output

<2> Slave Schmitt input


(b) SDA0 (SDA1)

Serial data input/output dual-function pin.

Uses N-ch open-drain output and Schmitt-input buffers for both master and slave devices.

Note that pull-up resistors are required to connect to both serial clock line and serial data bus line, because open-drain buffers are used for the serial clock pin (SCL) and the serial data bus pin (SDA0 or SDA1) on the I^2C bus.

Figure 18-21. Pin Configuration



Caution

Because the N-ch open-drain output must be in the high-impedance state during data reception, set bit 7 (BSYE) of the serial bus interface control register (SBIC) to 1 before writing FFH to the serial I/O shift register 0 (SIO0). However, do not write FFH to the SIO0 during data reception when using the wake-up function (when bit 5 (WUP) of the serial operation mode register 0 (CSIMO)). N-ch open-drain always enters the high-impedance state even if FFH is not written to SIO0.

(6) Address match detection method

In the I²C mode, the master can select a specific slave device by sending slave address data.

Address match detection is performed automatically by the slave device hardware. A slave device address has a slave register (SVA), and compares its contents and the slave address sent from the master device. If they match and the wake-up function specification (WUP) bit is then 1, CSIIF0 is set (also when a stop condition is detected).

★ When using the wake-up function, set SIC to 1.

Caution Be sure to set the WUP bit to 1 before the master device sends slave address data to slave devices. Each slave device recognizes whether the slave device is selected or not by master device by comparing the content of the SVA register (which is in each slave device) and the slave address data, which is sent by master device immediately after the start condition signal. Only if the WUP bit has been set to 1 when they match, the slave device generates INTCSI0 request signal.

(7) Error detection

In the I²C bus mode, transmission error detection can be performed by the following methods because the serial bus SDA0 (SDA1) status during transmission is also taken into the serial I/O shift register 0 (SIO0) of the transmitting device.

(a) Comparison of SIO0 data before and after transmission

In this case, a transmission error is judged to have occurred if the two data values are different.

(b) Using the slave address register (SVA)

Transmit data is set in SIO0 and SVA before transmission is performed. After transmission, the COI bit (match signal from the address comparator) of serial operating mode register 0 (CSIM0) is tested: "1" indicates normal transmission, and "0" indicates a transmission error.

(8) Communication operation

In the I²C bus mode, the master selects the slave device to be communicated with from among multiple devices by outputting address data onto the serial bus.

After the slave address data, the master sends the R/\overline{W} bit which indicates the data transfer direction, and starts serial communication with the selected slave device.

Data communication timing charts are shown in Figures 18-22 and 18-23.

In the transmitting device, the serial I/O shift register 0 (SIO0) shifts transmission data to the SO latch in synchronization with the falling edge of the serial clock (SCL), the SO0 latch outputs the data on an MSB-first basis from the SDA0 or SDA1 pin to the receiving device.

In the receiving device, the data input from the SDA0 or SDA1 pin is taken into the SIO0 in synchronization with the rising edge of SCL.

Figure 18-22. Example of Communication from Master to Slave (with 9-clock wait selected for both master and slave) (1/3)

(a) Start condition - address




Figure 18-22. Example of Communication from Master to Slave (with 9-clock wait selected for both master and slave) (2/3)

(b) Data





Figure 18-22. Example of Communication from Master to Slave (with 9-clock wait selected for both master and slave) (3/3)

(c) Stop condition



★ Figure 18-23. Example of Communication from Slave to Master (with 9-clock wait selected for both master and slave) (1/3)






Figure 18-23. Example of Communication from Slave to Master (with 9-clock wait selected for both master and slave) (2/3)





Figure 18-23. Example of Communication from Slave to Master (with 9-clock wait selected for both master and slave) (3/3)

(c) Stop condition



(9) Start of transfer

A serial transfer is started by setting transfer data in the serial I/O shift register 0 (SIO0) if the following two conditions have been satisfied:

- The serial interface channel 0 operation control bit (CSIE0) = 1.
- After an 8-bit serial transfer, the internal serial clock is stopped or SCL is low.
- Cautions 1. Be sure to set CSIE0 to 1 before writing data in SIO0. Setting CSIE0 to 1 after writing data in SIO0 does not initiate transfer operation.
 - Because the N-ch open-drain output must be high-impedance state during data reception, set bit 7 (BSYE) of the serial bus interface control register (SBIC) to 1 before writing FFH to SIO0.
 - However, do not write FFH to the SIO0 during data reception when using the wake-up function (setting the bit 5 (WUP) of the serial operation mode register 0 (CSIM0)). N-ch open-drain output always enters the high-impedance state even when FFH is not written to SIO0.
 - 3. If data is written to SIO0 while the slave is in the wait state, that data is held. The transfer is started when SCL is output after the wait state is cleared.

When an 8-bit data transfer ends, serial transfer is stopped automatically and the interrupt request flag (CSIIF0) is set.

18.4.5 Cautions on use of I2C bus mode

(1) Start condition output (master)

The SCL pin normally outputs a low-level signal when no serial clock is output. It is necessary to change the SCL pin to high in order to output a start condition signal. Set the bit 3 (CLC) of the interrupt timing specify register (SINT) to drive the SCL pin high.

After setting CLC, clear CLC to 0 and return the SCL pin to low. If CLC remains 1, no serial clock is output. If it is the master device which outputs the start condition and stop condition signals, confirm that CLD is set to 1 after setting CLC to 1; a slave device may have set SCL to low (wait state).




Figure 18-24. Start Condition Output

(2) Slave wait release (slave transmission)

The wait status of a slave is released by setting the WREL flag, which is bit 2 of the interrupt timing specify register (SINT), or by executing a serial I/O shift register 0 (SIO0) write instruction.

If the slave sends data, the wait is immediately released by execution of an SIO0 write instruction and the clock rises without the start transmission bit being output in the data line. Therefore, manipulate the P27 output latch through the program as shown in Figure 18-25 to transmit data correctly. At this time, control the low-level width ("a" in Figure 18-25) of the first serial clock at the timing used for setting the P27 output latch to 1 after execution of an SIO0 write instruction.

In addition, if the acknowledge signal from the master is not output (if data transmission from the slave is completed), set 1 in the WREL flag of SINT and release the wait.

For these timings, see Figure 18-23.

Master device operation Writing Software operation FFH to SIO0 Setting Setting Hardware operation Serial reception ACKD CSIIF0 Transfer line 3 **a** 1 SDA0 (SDA1) R ACK D7 D6 D5 Slave device operation P27 Write P27 Software operation output data output latch 0 to SIO0 Setting **ACK** Wait Hardware operation Serial transmission output | CSIIF0 release

Figure 18-25. Slave Wait Release (Transmission)

★ (3) Slave wait release (slave reception)

The wait status of a slave is released by setting the WREL flag, which is bit 2 of the interrupt timing specify register (SINT), or by executing a serial I/O shift register 0 (SIO0) write instruction.

When a slave receives data, if the SCL line immediately enters a high-impedance state due to a write to SIO0, the slave may not receive the first bit of the data sent from the master. This is because SIO0 cannot start operation if the SCL line is in a high-impedance state during execution of a write instruction to SIO0 (until the next instruction execution is started). Therefore, manipulate the P27 output latch through the program as shown in Figure 18-26 to receive data correctly.

For these timings, see Figure 18-22.

Master device operation Writing Software operation data to SIO0 Setting Setting Hardware operation Serial transmission ACKD CSIIFO Transfer line 9 2 3 $\overline{\mathsf{W}}$ SDA0 (SDA1) ACK D7 D6 D5 Slave device operation P27 Write Software operation output latch 1 output FFH latch 0 to SIO0 ACK Setting Wait Hardware operation Serial reception output CSIIFO release

Figure 18-26. Slave Wait Release (Reception)

(4) Reception completion of slave

During processing of reception completion by a slave device, confirm the statuses of CMDD and COI (if CMDD = 1). This procedure is necessary to use the wake-up function normally. If an uncertain amount of data is sent from the master device, the slave device cannot determine whether the start condition signal or the data will be sent from the master. This may disable use of the wake-up function.

★ 18.4.6 Restrictions in I²C bus mode

The following restrictions apply to the μ PD78070AY Subseries.

Restrictions when used as slave device in I²C bus mode

Applicable models μ PD78070AY and IE-78078-R-EM

Description

When the wake-up function is executed (by setting the WUP flag (bit 5 of the serial operation mode register 0 (CSIM0)) in the serial transfer status^{Note}, data between the other slaves and master will be judged as an address. If this data happens to coincide with the slave address of the μ PD78070AY, the μ PD78070AY will initiate communication, destroying the communication data.

Note The serial transfer status is the status in which the interrupt request flag (CSIIF0) is set because of the end of serial transfer after the serial I/O shift register 0 (SIO0) has been written.

Preventive measure

This restriction can be avoided by modifying the program.

Before executing the wake-up function, execute the following program that releases serial transfer status. To execute the wake-up function, do not execute an instruction that writes SIO0. Even if such an instruction is not executed, data can be received when the wake-up function is executed.

This program releases the serial transfer status. To release the serial transfer status, the serial interface channel 0 must be set once in the operation stop status (by clearing the CSIE0 flag (bit 7 of the serial operation mode register (CSIM0) to 0). However, if the serial interface channel 0 is set in the operation stop status in the I²C bus mode, the SCL pin output a high level and the SDA0 (SDA1) pin outputs a low level, affecting communication of the I²C bus. Therefore, this program places the SCL and SDA0 (SDA1) pins in the high-impedance state to prevent the I²C bus from being affected.

In the example below, SDA0 (/P25) is used as a serial data input/output pin. When SDA1 (/P26) is used as the serial data input/output pin, take P2.5 and PM2.5 in the program below as P2.6 and PM2.6, respectively

For the timing of each signal when this program is executed, refer to Figure 18-22.

• Example of program releasing serial transfer status

SET1 P2.5 ; <1>
SET1 PM2.5 ; <2>
SET1 PM2.7 ; <3>
CLR1 CSIE0 ; <4>
SET1 CSIE0 ; <5>
SET1 RELT ; <6>
CLR1 PM2.7 ; <7>
CLR1 P2.5 ; <8>
CLR1 PM2.5 ; <9>

- <1> Prevents the SDA0 pin from outputting a low level when the I²C bus mode is restored by the instruction in <5>. The output of the SDA0 pin goes into a high-impedance state.
- <2> Sets the P25 (/SDA0) pin in the input mode to prevent the SDA0 line from being affected when the port mode is set by the instruction in <4>. The P25 pin is set in the input mode when the instruction in <2> is executed.
- <3> Sets the P27 (/SCL) pin in the input mode to prevent the SCL line from being affected when the port mode is set by the instruction in <4>. The P27 pin is set in the input mode when the instruction in <3> is executed.
- <4> Changes the mode from the I²C bus mode to port mode.
- <5> Restores the mode from the port mode to the I²C bus mode.
- <6> Prevents the instruction in <8> from causing the SDA0 pin to output a low level.
- <7> Sets the P27 pin in the output mode because the P27 pin must be in the output mode in the I²C bus mode.
- <8> Clears the output latch of the P25 pin to 0 because the output latch of the P25 pin must be cleared to 0 in the I²C bus mode.
- <9> Sets the P25 pin in the output mode because the P25 pin must be in the output mode in the I2C bus mode.

Remark RELT: bit 0 of serial bus interface control register (SBIC)

★ 18.4.7 SCK0/SCL/P27 pin output manipulation

The SCKO/SCL/P27 pin enables static output by manipulating software in addition to normal serial clock output. The value of serial clocks can be set by software (SIO/SBO/SDA0 and SOO/SB1/SDA1 pins are controlled with the RELT and CMDT bits of serial bus interface control register (SBIC)).


The SCK0/SCL/P27 pin output should be manipulated as described below.

(1) In 3-wire serial I/O mode and 2-wire serial I/O mode

The SCK0/SCL/P27 pin output level is manipulated by the P27 output latch.

- <1> Set serial operating mode register 0 (CSIM0) (SCK0 pin is set in the output mode and serial operation is enabled). While serial transfer is suspended, SCK0 is set to 1.
- <2> Manipulate the content of the P27 output latch by executing the bit manipulation instruction.

Figure 18-27. SCK0/SCL/P27 Pin Configuration




(2) In I2C bus mode

The SCK0/SCL/P27 pin output level is manipulated by the CLC bit of interrupt timing specify register (SINT).


- <1> Set serial operating mode register 0 (CSIM0) (SCL pin is set in the output mode and serial operation is enabled). Set 1 to the P27 output latch. While serial transfer is suspended, SCL is set to 0.
- <2> Manipulate the content of the CLC bit of SINT by executing the bit manipulation instruction.

Figure 18-28. SCK0/SCL/P27 Pin Configuration



Note The level of SCL signal follows the contents of logic circuit shown in Figure 18-29.

Figure 18-29. Logic Circuit of SCL Signal



- Remarks 1. This figure shows the relationship of each signal, and does not show the internal circuit.
 - 2. CLC: Bit 3 of interrupt timing specify register (SINT)

CHAPTER 19 SERIAL INTERFACE CHANNEL 1

19.1 Serial Interface Channel 1 Functions

Serial interface channel 1 employs the following three modes.

- · Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) Operation stop mode

This mode is used when serial transfer is not carried out to reduce power consumption.

(2) 3-wire serial I/O mode

This mode is used for 8-bit data transfer using three lines, each for serial clock (SCK1), serial output (SO1) and serial input (SI1).

The 3-wire serial I/O mode enables simultaneous transmission/reception and so decreases the data transfer processing time.

Since the start bit of 8-bit data to undergo serial transfer is switchable between MSB and LSB, connection is enabled with either start bit device.

The 3-wire serial I/O mode is valid for connection of peripheral I/O units and display controllers which incorporate a conventional synchronous serial interface such as the 75X/XL, 78K, and 17K Series.

(3) 3-wire serial I/O mode with automatic transmit/receive function (MSB-/LSB-first switchable)

This mode has the same functions as those of the 3-wire serial I/O mode with automatic transmit/receive function added.

The automatic transmit/receive function is used to transmit/receive data with a maximum of 32 bytes. This function enables the hardware to transmit/receive data to/from the OSD (On Screen Display) device and a device with built-in display controller/driver independently of the CPU, thus the software load can be alleviated.

19.2 Serial Interface Channel 1 Configuration


Serial interface channel 1 consists of the following hardware.

Table 19-1. Serial Interface Channel 1 Configuration

Item	Configuration
Register	Serial I/O shift register 1 (SIO1) Automatic data transmit/receive address pointer (ADTP)
Control register	Timer clock select register 3 (TCL3) Serial operating mode register 1 (CSIM1) Automatic data transmit/receive control register (ADTC) Automatic data transmit/receive interval specify register (ADTI) Port mode register 2 (PM2) ^{Note}

Note Refer to Figures 6-5. and 6-7. Block Diagram of P20, P21, P23 to 26 and Figures 6-6. and 6-8. Block Diagram of P22 and P27.

Figure 19-1. Serial Interface Channel 1 Block Diagram



(1) Serial I/O shift register 1 (SIO1)

This is an 8-bit register to carry out parallel/serial conversion and to carry out serial transmission/reception (shift operation) in synchronization with the serial clock.

SIO1 is set with an 8-bit memory manipulation instruction.

When value in bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) is 1, writing data to SIO1 starts serial operation.

In transmission, data written to SIO1 is output to the serial output (SO1). In reception, data is read from the serial input (SI1) to SIO1.

RESET input makes SIO1 undefined.

Caution Do not write data to SIO1 while the automatic transmit/receive function is activated.

(2) Automatic data transmit/receive address pointer (ADTP)

This register stores the value (number of transmit data bytes -1) while the automatic transmit/receive function is activated. As data is transferred/received, it is automatically decremented.

ADTP is set with an 8-bit memory manipulation instruction. The high-order 3 bits must be set to 0. RESET input sets ADTP to 00H.

Caution Do not write data to ADTP while the automatic transmit/receive function is activated.

(3) Serial clock counter

This counter counts the serial clocks to be output and input during transmission/reception to check whether 8-bit data has been transmitted/received.

19.3 Serial Interface Channel 1 Control Registers

The following four types of registers are used to control serial interface channel 1.

- Timer clock select register 3 (TCL3)
- Serial operating mode register 1 (CSIM1)
- Automatic data transmit/receive control register (ADTC)
- Automatic data transmit/receive interval specify register (ADTI)

(1) Timer clock select register 3 (TCL3)

This register sets the serial clock of serial interface channel 1.

TCL3 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL3 to 88H.

Remark Besides setting the serial clock of serial interface channel 1, TCL3 sets the serial clock of serial interface channel 0.

Figure 19-2. Timer Clock Select Register 3 Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL3	TCL37	TCL36	TCL35	TCL34	TCL33	TCL32	TCL31	TCL30	FF43H	88H	R/W

TOL 07	TCL37 TCL36 TCL		TOL 0.4		Serial Interface Channel 1 Serial Clock Selection				
TCL37	TCL36	TCL35	TCL34		MCS = 1	MCS = 0			
0	1	1	0	fxx/2	Setting prohibited	fx/2 ² (1.25 MHz)			
0	1	1	1	fxx/2 ²	fx/2 ² (1.25 MHz)	fx/2 ³ (625 kHz)			
1	0	0	0	fxx/2 ³	fx/2 ³ (625 kHz)	fx/2 ⁴ (313 kHz)			
1	0	0	1	fxx/2 ⁴	fx/2 ⁴ (313 kHz)	fx/2 ⁵ (156 kHz)			
1	0	1	0	fxx/2 ⁵	fx/2 ⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)			
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)			
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/28 (19.5 kHz)			
1	1	0	1	fxx/2 ⁸	fx/28 (19.5 kHz)	fx/29 (9.8 kHz)			
Other than above			re	Setting prohibite	Setting prohibited				

Caution When rewriting other data to TCL3, stop the serial transfer operation beforehand.

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) Serial operating mode register 1 (CSIM1)

This register sets serial interface channel 1 serial clock, operating mode, operation enable/stop, and automatic transmit/receive operation enable/stop.

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

Figure 19-3. Serial Operation Mode Register 1 Format

,										After Reset	R/W
CSIM1	CSIE1	DIR	ATE	0	0	0	CSIM11	CSIM10	FF68H	00H	R/W

CSIM11	CSIM10	Serial Interface Channel 1 Clock Selection
0	×	Clock externally input to SCK1 pin ^{Note 1}
1	0	8-bit timer register 2 (TM2) output
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)

ATE	Serial Interface Channel 1 Operating Mode Selection
0	3-wire serial I/O mode
1	3-wire serial I/O mode with automatic transmit/receive function

DIR	Start Bit	SI1 Pin Function	SO1 Pin Function
0	MSB	SI1/P20	SO1
1	LSB	(Input)	(CMOS output)

CSIE	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift Register 1 Operation	Serial Clock Counter Operation Control	SI1/P20 Pin Function	SO1/P21 Pin Function	SCK1/P22 Pin Function
0	×	Note 2	Operation stop	Clear	P20 (CMOS input/output)	P21 (CMOS input/output)	P22 (CMOS input/output)					
1	0	Note 3		0	0	1	×	Operation	Count	SI1 ^{Note 3}	SO1 (CMOS	SCK1 (Input)
	1	_	×	0	0	0	1	enable	operation	(input)	output)	SCK1 (CMOS output)

Notes 1. If the external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.

- 2. Can be used freely as port function.
- **3.** Can be used as P20 (CMOS input/output) when only transmitter is used (set bit 7 (RE) of ADTC to 0).

Remark \times : Don't care

PM×x: Port mode register P×x: port output latch


(3) Automatic data transmit/receive control register (ADTC)

This register sets automatic receive enable/disable, the operating mode, strobe output enable/disable, busy input enable/disable, and error check enable/disable, and displays automatic transmit/receive execution and error detection.

ADTC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTC to 00H.

Figure 19-4. Automatic Data Transmit/Receive Control Register Format



- Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.
 - 2. The termination of automatic transmission/reception should be judged by using TRF, not CSIIF1 (interrupt request flag).

Caution When an external clock input is selected with bit 1 (CSIM11) of the serial operating mode register 1 (CSIM1) set to 0, set STRB and BUSY1 of ADTC to 0, 0.

Remark x: Don't care

(4) Automatic data transmit/receive interval specify register (ADTI)

This register sets the automatic data transmit/receive function data transfer interval.

ADTI is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTI to 00H.

Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format (1/4)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 ADTI
 ADTI7
 0
 0
 ADTI4
 ADTI3
 ADTI2
 ADTI1
 ADTI0
 FF6BH
 00H
 R/W

ADTI7	Data Transfer Interval Control
0	No control of interval by ADTI ^{Note 1}
1	Control of interval by ADTI (ADTI0 to ADTI4)

A DTIA	A DTIO	TI3 ADTI2 AD	A DTI4	ADTIO	Data Transfer Interval Specifica	tion (fxx = 5.0-MHz Operation)
ADT14	ADTI3	ADTI2	ADTIT	ADTIO	Minimum ^{Note 2}	Maximum ^{Note 2}
0	0	0	0	0	18.4 <i>µ</i> s + 0.5/fsск	20.0 μs + 1.5/fscκ
0	0	0	0	1	31.2 <i>µ</i> s + 0.5/fsск	32.8 μs + 1.5/fscκ
0	0	0	1	0	44.0 <i>µ</i> s + 0.5/fsск	45.6 μs + 1.5/fscκ
0	0	0	1	1	56.8μs + 0.5/fscκ	58.4 <i>μ</i> s + 1.5/fscκ
0	0	1	0	0	69.6 µs + 0.5/fsск	71.2 <i>μ</i> s + 1.5/fscκ
0	0	1	0	1	82.4 <i>µ</i> s + 0.5/fscк	84.0 μs + 1.5/fscκ
0	0	1	1	0	95.2 <i>µ</i> s + 0.5/fscк	96.8 μs + 1.5/fscκ
0	0	1	1	1	108.0 μs + 0.5/fscκ	109.6 μs + 1.5/fscκ
0	1	0	0	0	120.8 <i>μ</i> s + 0.5/fscκ	122.4 µs + 1.5/fsск
0	1	0	0	1	133.6 μs + 0.5/fscκ	135.2 µs + 1.5/fsск
0	1	0	1	0	146.4 μs + 0.5/fscκ	148.0 µs + 1.5/fsск
0	1	0	1	1	159.2 μs + 0.5/fscκ	160.8 μs + 1.5/fscκ
0	1	1	0	0	172.0 μs + 0.5/fscκ	173.6 µs + 1.5/fscк
0	1	1	0	1	184.8 μs + 0.5/fscκ	186.4 µs + 1.5/fsск
0	1	1	1	0	197.6 μs + 0.5/fscκ	199.2 µs + 1.5/fsск
0	1	1	1	1	210.4 μs + 0.5/fscκ	212.0 μs + 1.5/fscκ

Notes 1. The interval is dependent only on CPU processing.

2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{f_{XX}} + \frac{28}{f_{XX}} + \frac{0.5}{f_{SCK}}$$

Maximum =
$$(n + 1) \times \frac{2^6}{fxx} + \frac{36}{fxx} + \frac{1.5}{fsck}$$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2) fx: Main system clock oscillation frequency

Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format (2/4)

Symbol 7 6 5 4 3 2 0 R/W Address After Reset ADTI ADTI7 ADTI4 ADTI3 ADTI2 ADTI1 ADTI0 FF6BH 00H R/W

					Data Transfer Interval Specifica	ation (fxx = 5.0-MHz Operation)
ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	Minimum ^{Note}	Maximum ^{Note}
1	0	0	0	0	223.2 μs + 0.5/fscκ	224.8 μs + 1.5/fscκ
1	0	0	0	1	236.0 μs + 0.5/fscκ	237.6 μs + 1.5/fscκ
1	0	0	1	0	248.8 μs + 0.5/fscκ	250.4 μs + 1.5/fscκ
1	0	0	1	1	261.6 μs + 0.5/fscκ	263.2 μs + 1.5/fscκ
1	0	1	0	0	274.4 μs + 0.5/fscκ	276.0 μs + 1.5/fscκ
1	0	1	0	1	287.2 μs + 0.5/fscκ	288.8 μs + 1.5/fscκ
1	0	1	1	0	300.0 μs + 0.5/fscκ	301.6 μs + 1.5/fscκ
1	0	1	1	1	312.8 μs + 0.5/fscκ	314.4 μs + 1.5/fscκ
1	1	0	0	0	325.6 μs + 0.5/fscκ	327.2 μs + 1.5/fscκ
1	1	0	0	1	338.4 μs + 0.5/fscκ	340.0 μs + 1.5/fscκ
1	1	0	1	0	351.2 μs + 0.5/fscκ	352.8 μs + 1.5/fscκ
1	1	0	1	1	364.0 μs + 0.5/fscκ	365.6 μs + 1.5/fscκ
1	1	1	0	0	376.8 μs + 0.5/fscκ	378.4 μs + 1.5/fscκ
1	1	1	0	1	389.6 μs + 0.5/fscκ	391.2 μs + 1.5/fscκ
1	1	1	1	0	402.4 μs + 0.5/fscκ	404.0 μs + 1.5/fscκ
1	1	1	1	1	415.2 μs + 0.5/fscκ	416.8 <i>µ</i> s + 1.5/fscк

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{f_{XX}} + \frac{28}{f_{XX}} + \frac{0.5}{f_{SCK}}$$

Maximum = $(n + 1) \times \frac{2^6}{f_{XX}} + \frac{36}{f_{XX}} + \frac{1.5}{f_{SCK}}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format (3/4)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 ADTI
 ADTI7
 0
 0
 ADTI4
 ADTI3
 ADTI2
 ADTI1
 ADTI0
 FF6BH
 00H
 R/W

ADTI7	Data Transfer Interval Control
0	No control of interval by ADTI ^{Note 1}
1	Control of interval by ADTI (ADTI0 to ADTI4)

					Data Transfer Interval Specification (fxx = 2.5-MHz Operation)				
ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	Minimum ^{Note 2}	Maximum ^{Note 2}			
0	0	0	0	0	36.8 μs + 0.5/fscκ	40.0 μs + 1.5/fscκ			
0	0	0	0	1	62.4 μs + 0.5/fscκ	65.6 <i>µ</i> s + 1.5/fsск			
0	0	0	1	0	88.0 μs + 0.5/fscκ	91.2 <i>μ</i> s + 1.5/fscκ			
0	0	0	1	1	113.6 <i>µ</i> s + 0.5/fscк	116.8 <i>µ</i> s + 1.5/fsск			
0	0	1	0	0	139.2 μs + 0.5/fscκ	142.4 μs + 1.5/fscκ			
0	0	1	0	1	164.8 μs + 0.5/fscκ	168.0 μs + 1.5/fscκ			
0	0	1	1	0	190.4 μs + 0.5/fscκ	193.6 <i>µ</i> s + 1.5/fsск			
0	0	1	1	1	216.0 <i>µ</i> s + 0.5/fscк	219.2 µs + 1.5/fsск			
0	1	0	0	0	241.6 μs + 0.5/fscκ	244.8 μs + 1.5/fscκ			
0	1	0	0	1	267.2 μs + 0.5/fscκ	270.4 μs + 1.5/fscκ			
0	1	0	1	0	292.8 μs + 0.5/fscκ	296.0 μs + 1.5/fscκ			
0	1	0	1	1	318.4 μs + 0.5/fscκ	321.6 <i>µ</i> s + 1.5/fsск			
0	1	1	0	0	344.0 <i>μ</i> s + 0.5/fscκ	347.2 μs + 1.5/fscκ			
0	1	1	0	1	369.6 μs + 0.5/fscκ	372.8 μs + 1.5/fscκ			
0	1	1	1	0	395.2 μs + 0.5/fscκ	398.4 μs + 1.5/fscκ			
0	1	1	1	1	420.8 μs + 0.5/fscκ	424.0 μs + 1.5/fscκ			

Notes 1. The interval is dependent only on CPU processing.

2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{fxx} + \frac{28}{fxx} + \frac{0.5}{fsck}$$

Maximum = $(n + 1) \times \frac{2^6}{fxx} + \frac{36}{fxx} + \frac{1.5}{fsck}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2) fx: Main system clock oscillation frequency

. Main system clock oscillation nequel

Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format (4/4)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 ADTI
 ADTI7
 0
 0
 ADTI4
 ADTI3
 ADTI2
 ADTI1
 ADTI0
 FF6BH
 00H
 R/W

					Data Transfer Interval Specifica	ation (fxx = 2.5-MHz Operation)
ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	Minimum ^{Note}	Maximum ^{Note}
1	0	0	0	0	446.4 μs + 0.5/fscκ	449.6 μs + 1.5/fscκ
1	0	0	0	1	472.0 μs + 0.5/fscκ	475.2 μs + 1.5/fscκ
1	0	0	1	0	497.6 μs + 0.5/fscκ	500.8 μs + 1.5/fscκ
1	0	0	1	1	523.2 μs + 0.5/fscκ	526.4 μs + 1.5/fscκ
1	0	1	0	0	548.8 μs + 0.5/fscκ	552.0 μs + 1.5/fscκ
1	0	1	0	1	574.4 μs + 0.5/fscκ	577.6 µs + 1.5/fscк
1	0	1	1	0	600.0 μs + 0.5/fscκ	603.2 μs + 1.5/fscκ
1	0	1	1	1	625.6 µs + 0.5/fscк	628.8 µs + 1.5/fscк
1	1	0	0	0	651.2 <i>µ</i> s + 0.5/fsск	654.4 µs + 1.5/fsск
1	1	0	0	1	676.8 <i>µ</i> s + 0.5/fscк	680.0 μs + 1.5/fscκ
1	1	0	1	0	702.4 <i>μ</i> s + 0.5/fscκ	705.6 μs + 1.5/fscκ
1	1	0	1	1	728.0 μs + 0.5/fscκ	731.2 µs + 1.5/fsck
1	1	1	0	0	753.6 μs + 0.5/fscκ	756.8 µs + 1.5/fsск
1	1	1	0	1	779.2 <i>μ</i> s + 0.5/fscκ	782.4 μs + 1.5/fscκ
1	1	1	1	0	804.8 <i>μ</i> s + 0.5/fscκ	808.0 μs + 1.5/fscκ
1	1	1	1	1	830.4 μs + 0.5/fscκ	833.6 μs + 1.5/fscκ

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{f_{XX}} + \frac{28}{f_{XX}} + \frac{0.5}{f_{SCK}}$$

Maximum = $(n + 1) \times \frac{2^6}{f_{XX}} + \frac{36}{f_{XX}} + \frac{1.5}{f_{SCK}}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

19.4 Serial Interface Channel 1 Operations

The following three operating modes are available to the serial interface channel 1.

- Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

19.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. The serial I/O shift register 1 (SIO1) does not carry out shift operation either, and thus it can be used as an ordinary 8-bit register.

In the operation stop mode, the P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY pins can be used as ordinary input/output ports.

(1) Register setting

The operation stop mode is set with the serial operating mode register 1 (CSIM1).

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

										After Reset	R/W
CSIM1	CSIE1	DIR	ATE	0	0	0	CSIM11	CSIM10	FF68H	00H	R/W

CSIE 1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift Register 1 Operation	Serial Clock Counter Operation Control	SI1/P20 Pin Function	SO1/P21 Pin Function	SCK1/P22 Pin Function
0	×	Note 1	Note 1	Note 1	Note 1	Note 1	Note 1	Operation stop	Clear	P20 (CMOS input/output)	P21 (CMOS input/output)	P22 (CMOS input/output)
	0	Note 2		l .		1	×	Operation	Count	S 1Note 2	SO1 (CMOS	SCK1 (Input)
1	1	1 I	×	0	0	0	1	enable	operation	(Input)	output)	SCK1 (CMOS output)

Notes 1. Can be used freely as port function.

2. Can be used as P20 (CMOS input/output) when only transmitter is used (set bit 7 (RE) of the automatic data transmit/receive control register (ADTC) to 0).

Remark × : Don't care

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

19.4.2 3-wire serial I/O mode operation

The 3-wire serial I/O mode is valid for connection of peripheral I/O units and display controllers which incorporate a conventional synchronous serial interface such as the 75X/XL, 78K, and 17K Series.

Communication is carried out with three lines of serial clock (SCK1), serial output (SO1) and serial input (SI1).

(1) Register setting

The 3-wire serial I/O mode is set with the serial operating mode register 1 (CSIM1).

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

Symbol

CSIM1

١.	<7>	6	<5>	4	3	2	1	0	Address	After Reset	R/W
	CSIE1	DIR	ATE	0	0	0	CSIM11	CSIM10	FF68H	00H	R/W

CSIM11	CSIM10	erial Interface Channel 1 Clock Selection						
0	×	Clock externally input to SCK1 pin ^{Note 1}						
1	0	8-bit timer register 2 (TM2) output						
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)						

ATE	Serial Interface Channel 1 Operating Mode Selection						
0 3-wire serial I/O mode							
1	3-wire serial I/O mode with automatic transmit/receive function						

DIR	Start Bit	SI1 Pin Function	SO1 Pin Function
0	MSB	SI1/P20	SO1
1	LSB	(Input)	(CMOS output)

CSIE 1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift Register 1 Operation	Serial Clock Counter Operation Control	SI1/P20 Pin Function	SO1/P21 Pin Function	SCK1/P22 Pin Function
0	×	Note 2	Operation stop	Clear	P20 (CMOS input/output)	P21 (CMOS input/output)	P22 (CMOS input/output)					
1	0	Note 3	Note 3	0	0	1	×	Operation	Count	SI1 ^{Note 3}	SO1 (CMOS	SCK1 (Input)
'	1	1	^	O	U	0	1	enable	operation	(Input)	output)	SCK1 (CMOS output)

Notes 1. If the external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.

- 2. Can be used freely as port function.
- 3. Can be used as P20 (CMOS input/output) when only transmitter is used (set bit 7 (RE) of ADTC to 0).

Remark \times : Don't care

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

(2) Communication operation

The 3-wire serial I/O mode is used for data transmission/reception in 8-bit units. Bit-wise data transmission/reception is carried out in synchronization with the serial clock.

Shift operation of the serial I/O shift register 1 (SIO1) is carried out at the falling edge of the serial clock $\overline{SCK1}$. The transmit data is held in the SO1 latch and is output from the SO1 pin. The receive data input to the SI1 pin is latched into SIO1 at the rising edge of $\overline{SCK1}$.

Upon termination of 8-bit transfer, the SIO1 operation stops automatically and the interrupt request flag (CSIIF1) is set.




Figure 19-6. 3-wire Serial I/O Mode Timings

Caution SO1 pin becomes low level by SIO1 write.

★ (3) MSB/LSB switching as the start bit

The 3-wire serial I/O mode enables to select transfer to start from MSB or LSB.

Figure 19-7 shows the configuration of the serial I/O shift register 1 (SIO1) and internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified with bit 6 (DIR) of the serial operating mode register 1 (CSIM1).




Figure 19-7. Circuit of Switching in Transfer Bit Order

Start bit switching is realized by switching the bit order write to SIO1. The SIO1 shift order remains unchanged. Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

(4) Transfer start

Serial transfer is started by setting transfer data to the serial I/O shift register 1 (SIO1) when the following two conditions are satisfied.

- Serial interface channel 1 operation control bit (CSIE1) = 1
- Internal serial clock is stopped or SCK1 is a high level after 8-bit serial transfer.

Caution If CSIE1 is set to "1" after data write to SIO1, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF1) is set.

19.4.3 3-wire serial I/O mode operation with automatic transmit/receive function

This 3-wire serial I/O mode is used for transmission/reception of a maximum of 32-byte data without the use of software. Once transfer is started, the data prestored in the RAM can be transmitted by the set number of bytes, and data can be received and stored in the RAM by the set number of bytes.

Handshake signals (STB and BUSY) are supported by hardware to transmit/receive data continuously. OSD (On Screen Display) LSI and peripheral LSI including LCD controller/driver can be connected without difficulty.

(1) Register setting

The 3-wire serial I/O mode with automatic transmit/receive function is set with the serial operating mode register 1 (CSIM1), the automatic data transmit/receive control register (ADTC) and the automatic data transmit/receive interval specify register (ADTI).

(a) Serial operating mode register 1 (CSIM1)

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

Symbol CSIM1

<7	' >	6	<5>	4	3	2	1	0	Address	After Reset	R/W
CS	IE1	DIR	ATE	0	0	0	CSIM11	CSIM10	FF68H	00H	R/W

CSIM11	CSIM10	Serial Interface Channel 1 Clock Selection
0	×	Clock externally input to SCK1 pin ^{Note 1}
1	0	8-bit timer register 2 (TM2) output
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)

	ATE Serial Interface Channel 1 Operating Mode Selection								
0 3-wire serial I/O mode									
ĺ	1	3-wire serial I/O mode with automatic transmit/receive function							

DIR	Start Bit	SI1 Pin Function	SO1 Pin Function
0	MSB	SI1/P20	SO1
1	LSB	(Input)	(CMOS output)

CSIE	CSIM	PM20	P20	PM21	P21	PM22	P22	Shift Register 1 Operation	Serial Clock Counter Operation Control	SI1/P20 Pin Function	SO1/P21 Pin Function	SCK1/P22 Pin Function
0	×	Note 2	Operation stop	Clear	P20 (CMOS input/output)	P21 (CMOS input/output)	P22 (CMOS input/output)					
	0	Note 3			1		×	Operation	Count	SI1 ^{Note 3}	SO1 (CMOS	SCK1 (Input)
	1	1	×	0	0	0	1	enable	operation	(Input)	output)	SCK1 (CMOS output)

Notes 1. If the external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.


- 2. Can be used freely as port function.
- **3.** Can be used as P20 (CMOS input/output) when only transmitter is used (set bit 7 (RE) of ADTC to 0).

Remark × : Don't care

PMxx: Port mode register Pxx: Port output latch

(b) Automatic data transmit/receive control register (ADTC)

ADTC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets ADTC to 00H.



Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.

2. Judge the termination of automatic transmission/reception by using TRF, not CSIIF1 (interrupt request flag).

Caution When an external clock input is selected with bit 1 (CSIM11) of the serial operating mode register 1 (CSIM1) set to 0, set STRB and BUSY1 of ADTC to 0, 0 (when an external clock is input, handshake control cannot be carried out).

Remark x: Don't care

(c) Automatic data transmit/receive interval specify register (ADTI)

This register sets the automatic data transmit/receive function data transfer interval.

ADTI is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTI to 00H.

Symbol

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

	ADTI7	Data Transfer Interval Control
	0	No control of interval by ADTI ^{Note 1}
ſ	1	Control of interval by ADTI (ADTI0 to ADTI4)

ADTIA	A DTIO	A DTIO	ADTIA	A DTIO	Data Transfer Interval Specification (fxx = 5.0-MHz Operation)					
ADTI4	ADTI3	AD 112	ADTII	ADTI0	Minimum ^{Note 2}	Maximum ^{Note 2}				
0	0	0	0	0	18.4 μs + 0.5/fscκ	20.0 μs + 1.5/fscκ				
0	0	0	0	1	31.2 μs + 0.5/fscκ	32.8 <i>µ</i> s + 1.5/fsск				
0	0	0	1	0	44.0 μs + 0.5/fscκ	45.6 µs + 1.5/fscк				
0	0	0	1	1	56.8 μs + 0.5/fscκ	58.4 μs + 1.5/fscκ				
0	0	1	0	0	69.6 μs + 0.5/fscκ	71.2 <i>µ</i> s + 1.5/fsск				
0	0	1	0	1	82.4 μs + 0.5/fscκ	84.0 μs + 1.5/fscκ				
0	0	1	1	0	95.2 <i>μ</i> s + 0.5/fscκ	96.8 <i>µ</i> s + 1.5/fsск				
0	0	1	1	1	108.0 <i>µ</i> s + 0.5/fscк	109.6 <i>µ</i> s + 1.5/fscк				
0	1	0	0	0	120.8 <i>µ</i> s + 0.5/fscк	122.4 µs + 1.5/fscк				
0	1	0	0	1	133.6 <i>µ</i> s + 0.5/fscк	135.2 µs + 1.5/fscк				
0	1	0	1	0	146.4 <i>µ</i> s + 0.5/fscк	148.0 <i>µ</i> s + 1.5/fscк				
0	1	0	1	1	159.2 <i>µ</i> s + 0.5/fscк	160.8 <i>µ</i> s + 1.5/fscк				
0	1	1	0	0	172.0 <i>µ</i> s + 0.5/fscк	173.6 µs + 1.5/fscк				
0	1	1	0	1	184.8 <i>µ</i> s + 0.5/fscк	186.4 <i>µ</i> s + 1.5/fscк				
0	1	1	1	0	197.6 <i>µ</i> s + 0.5/fscк	199.2 <i>µ</i> s + 1.5/fsск				
0	1	1	1	1	210.4 μs + 0.5/fscκ	212.0 µs + 1.5/fscк				

Notes 1. The interval is dependent only on CPU processing.

2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{fxx} + \frac{28}{fxx} + \frac{0.5}{fsck}$$

Maximum = $(n + 1) \times \frac{2^6}{fxx} + \frac{36}{fxx} + \frac{1.5}{fsck}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

2. Bits 5 and 6 must be set to 0.

3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

A D.T.I.A	A D.T.I.O.	A D.T.I.O.	A D.T.I.4	A D.T.I.O.	Data Transfer Interval Specifica	tion (fxx = 5.0-MHz Operation)
ADTI4	ADTI3	AD112	ADTI1	ADTI0	Minimum ^{Note}	Maximum ^{Note}
1	0	0	0	0	223.2 μs + 0.5/fscκ	224.8 µs + 1.5/fsск
1	0	0	0	1	236.0 μs + 0.5/fscκ	237.6 μs + 1.5/fscк
1	0	0	1	0	248.8 μs + 0.5/fscκ	250.4 μs + 1.5/fscκ
1	0	0	1	1	261.6 <i>µ</i> s + 0.5/fscк	263.2 μs + 1.5/fscκ
1	0	1	0	0	274.4 μs + 0.5/fscκ	276.0 μs + 1.5/fscκ
1	0	1	0	1	287.2 μs + 0.5/fscκ	288.8 μs + 1.5/fscκ
1	0	1	1	0	300.0 μs + 0.5/fscκ	301.6 <i>μ</i> s + 1.5/fscк
1	0	1	1	1	312.8 <i>µ</i> s + 0.5/fscк	314.4 <i>µ</i> s + 1.5/fsск
1	1	0	0	0	325.6 <i>µ</i> s + 0.5/fscк	327.2 µs + 1.5/fsск
1	1	0	0	1	338.4 μs + 0.5/fscκ	340.0 <i>μ</i> s + 1.5/fscк
1	1	0	1	0	351.2 <i>µ</i> s + 0.5/fscк	352.8 μs + 1.5/fscк
1	1	0	1	1	364.0 μs + 0.5/fscκ	365.6 μs + 1.5/fscκ
1	1	1	0	0	376.8 μs + 0.5/fscκ	378.4 μs + 1.5/fscк
1	1	1	0	1	389.6 μs + 0.5/fscκ	391.2 <i>μ</i> s + 1.5/fscк
1	1	1	1	0	402.4 μs + 0.5/fscκ	404.0 μs + 1.5/fscκ
1	1	1	1	1	415.2 μs + 0.5/fscκ	416.8 μs + 1.5/fscκ

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{fxx} + \frac{28}{fxx} + \frac{0.5}{fsck}$$

Maximum = $(n + 1) \times \frac{2^6}{fxx} + \frac{36}{fxx} + \frac{1.5}{fsck}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

										After Reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

ADTI7	Data Transfer Interval Control					
0	No control of interval by ADTI ^{Note 1}					
1	Control of interval by ADTI (ADTI0 to ADTI4)					

					Data Transfer Interval Specifica	ation (fxx = 2.5-MHz Operation)
ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	Minimum ^{Note 2}	Maximum ^{Note 2}
0	0	0	0	0	36.8 μs + 0.5/fscκ	40.0 μs + 1.5/fscκ
0	0	0	0	1	62.4 µs + 0.5/fscк	65.6 <i>µ</i> s + 1.5/fsск
0	0	0	1	0	88.0 µs + 0.5/fscк	91.2 µs + 1.5/fscк
0	0	0	1	1	113.6 <i>µ</i> s + 0.5/fscк	116.8 <i>µ</i> s + 1.5/fscк
0	0	1	0	0	139.2 <i>µ</i> s + 0.5/fscк	142.4 μs + 1.5/fscκ
0	0	1	0	1	164.8 μs + 0.5/fscκ	168.0 μs + 1.5/fscκ
0	0	1	1	0	190.4 <i>μ</i> s + 0.5/fscκ	193.6 <i>µ</i> s + 1.5/fscк
0	0	1	1	1	216.0 <i>µ</i> s + 0.5/fscк	219.2 μs + 1.5/fscκ
0	1	0	0	0	241.6 μs + 0.5/fscκ	244.8 μs + 1.5/fscκ
0	1	0	0	1	267.2 μs + 0.5/fscκ	270.4 μs + 1.5/fscκ
0	1	0	1	0	292.8 μs + 0.5/fscκ	296.0 μs + 1.5/fscκ
0	1	0	1	1	318.4 <i>µ</i> s + 0.5/fscк	321.6 <i>µ</i> s + 1.5/fscк
0	1	1	0	0	344.0 <i>μ</i> s + 0.5/fscκ	347.2 μs + 1.5/fscκ
0	1	1	0	1	369.6 μs + 0.5/fscκ	372.8 μs + 1.5/fscκ
0	1	1	1	0	395.2 μs + 0.5/fscκ	398.4 μs + 1.5/fscκ
0	1	1	1	1	420.8 μs + 0.5/fscκ	424.0 μs + 1.5/fscκ

Notes 1. The interval is dependent only on CPU processing.

2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{f_{XX}} + \frac{28}{f_{XX}} + \frac{0.5}{f_{SCK}}$$

Maximum = $(n + 1) \times \frac{2^6}{f_{XX}} + \frac{36}{f_{XX}} + \frac{1.5}{f_{SCK}}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

					Data Transfer Interval Specifica	tion (fxx = 2.5-MHz Operation)
AD114	ADTI3	AD112	ADT11	ADTI0	Minimum ^{Note}	Maximum ^{Note}
1	0	0	0	0	446.4 <i>µ</i> s + 0.5/fscк	449.6 μs + 1.5/fscκ
1	0	0	0	1	472.0 μs + 0.5/fscκ	475.2 μs + 1.5/fscκ
1	0	0	1	0	497.6 μs + 0.5/fscκ	500.8 μs + 1.5/fscκ
1	0	0	1	1	523.2 <i>µ</i> s + 0.5/fscк	526.4 µs + 1.5/fscк
1	0	1	0	0	548.8 <i>µ</i> s + 0.5/fscк	552.0 μs + 1.5/fscκ
1	0	1	0	1	574.4µs + 0.5/fsск	577.6 μs + 1.5/fscκ
1	0	1	1	0	600.0 <i>µ</i> s + 0.5/fscк	603.2 <i>μ</i> s + 1.5/fscκ
1	0	1	1	1	625.6 µs + 0.5/fscк	628.8 <i>µ</i> s + 1.5/fscк
1	1	0	0	0	651.2 <i>µ</i> s + 0.5/fscк	654.4 <i>µ</i> s + 1.5/fsск
1	1	0	0	1	676.8 <i>µ</i> s + 0.5/fscк	680.0 μs + 1.5/fscκ
1	1	0	1	0	702.4 <i>µ</i> s + 0.5/fscк	705.6 <i>µ</i> s + 1.5/fscк
1	1	0	1	1	728.0 µs + 0.5/fscк	731.2 <i>µ</i> s + 1.5/fscк
1	1	1	0	0	753.6 µs + 0.5/fsск	756.8 µs + 1.5/fsск
1	1	1	0	1	779.2 <i>µ</i> s + 0.5/fscк	782.4 <i>μ</i> s + 1.5/fscκ
1	1	1	1	0	804.8 μs + 0.5/fscκ	808.0 μs + 1.5/fscκ
1	1	1	1	1	830.4 <i>μ</i> s + 0.5/fscκ	833.6 μs + 1.5/fscκ

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if a minimum which is calculated by the following expressions is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^6}{fxx} + \frac{28}{fxx} + \frac{0.5}{fsck}$$

Maximum = $(n + 1) \times \frac{2^6}{fxx} + \frac{36}{fxx} + \frac{1.5}{fsck}$

Cautions 1. Do not write to ADTI during operation of the automatic data transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When controlling the data transfer interval by automatic transmit/receive using ADTI, busy control (refer to 19.4.3 (4) (a) Busy control option) becomes invalid.

Remark fxx: Main system clock frequency (fx or fx/2)

fx : Main system clock oscillation frequency

(2) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FAC0H of buffer RAM (up to FADFH at maximum). The transmit data should be in the order from high-order address to low-order address.
- <2> Set to the automatic data transmit/receive address pointer (ADTP) the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmit/receive mode setting

- <1> Set CSIE1 and ATE of the serial operating mode register 1 (CSIM1) to 1.
- <2> Set RE of the automatic data transmit/receive control register (ADTC) to 1.
- <3> Set a data transmit/receive interval in the automatic data transmit/receive interval specify register (ADTI).
- <4> Write any value to the serial I/O shift register 1 (SIO1) (transfer start trigger).

Caution Writing any value to SIO1 orders the start of automatic transmit/receive operation and the written value has no meaning.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data specified with ADTP is transferred to SIO1, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address specified with ADTP.
- ADTP is decremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTP decremental output becomes 00H and address FAC0H data is output (end of automatic transmission/reception).
- When automatic transmission/reception is terminated, TRF is cleared to 0.

(3) Communication operation

(a) Basic transmission/reception mode

This transmission/reception mode is the same as the 3-wire serial I/O mode in which specified number of data are transmitted/received in 8-bit units.

Serial transfer is started when any data is written to the serial I/O shift register 1 (SIO1) while bit 7 (CSIE1) of the serial operating mode register 1 (CSIM1) is set to 1.

Upon completion of transmission of the last byte, the interrupt request flag (CSIIF1) is set. However, determine whether the automatic transmission/reception is completed, not with CSIIF1 but with bit 3 (TRF) of the automatic data transmission/reception control register (ADTC).

If busy control and strobe control are not executed, the P23/STB and P24/BUSY pins can be used as normal input/output ports.

Figure 19-8 shows the basic transmission/reception mode operation timings, and Figure 19-9 shows the operation flowchart. Figure 19-10 shows an example of the buffer RAM operation in 6-byte transmission/reception.

Figure 19-8. Basic Transmission/Reception Mode Operation Timings

- Cautions 1. Because, in the basic transmission/reception mode, the automatic transmit/receive function writes/reads data to/from the buffer RAM after 1-byte transmission/reception, an interval is inserted till the next transmission/reception. As the buffer RAM write/ read is performed at the same time as CPU processing, the maximum interval is dependent upon CPU processing and the value of the automatic data transmit/ receive interval specify register (ADTI) (see (5) Automatic transmit/receive interval time).
 - 2. When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF0: Interrupt request flag

TRF : Bit 3 of automatic data transmit/receive control register (ADTC)




Figure 19-9. Basic Transmission/Reception Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specify register

SIO1: Serial I/O shift register 1

TRF : Bit 3 of automatic data transmit/receive control register (ADTC)

In 6-byte transmission/reception (ARLD = 0, RE = 1) in basic transmit/receive mode, buffer RAM operates as follows.

(i) Before transmission/reception (refer to Figure 19-10 (a))

After any data has been written to the serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, the receive data 1 (R1) is transferred from SIO1 to the buffer RAM, and automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) 4th byte transmission/reception point (refer to Figure 19-10 (b))

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to SIO1. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from SIO1 to the buffer RAM, and ADTP is decremented.

(iii) Completion of transmission/reception (refer to Figure 19-10 (c))

When transmission of the sixth byte is completed, the receive data 6 (R6) is transferred from SIO1 to the buffer RAM, and the interrupt request flag (CSIIF1) is set (INTCSI1 generation).

Figure 19-10. Buffer RAM Operation in 6-byte Transmission/Reception (in Basic Transmit/Receive Mode) (1/2)

(a) Before transmission/reception






Figure 19-10. Buffer RAM Operation in 6-byte Transmission/Reception (in Basic Transmit/Receive Mode) (2/2)

(b) 4th byte transmission/reception



(c) Completion of transmission/reception



(b) Basic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.


Serial transfer is started when any data is written to the serial I/O shift register 1 (SIO1) while bit 7 (CSIE1) of the serial operating mode register 1 (CSIM1) is set to 1.

Upon completion of transmission of the last byte, the interrupt request flag (CSIIF1) is set. However, determine whether the automatic transmission/reception is completed, not with CSIIF1 but with the bit 3 (TRF) of automatic data transmission/reception control register (ADTC).

If receive operation, busy control and strobe control are not executed, the P20/SI1, P23/STB and P24/BUSY pins can be used as normal input/ports.

Figure 19-11 shows the basic transmission mode operation timings, and Figure 19-12 shows the operation flowchart. Figure 19-13 shows an example of the buffer RAM operation in 6-byte transmission.

Figure 19-11. Basic Transmission Mode Operation Timings



- Cautions 1. Because, in the basic transmission mode, the automatic transmit/receive function reads data from the buffer RAM after 1-byte transmission, an interval is inserted till the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the maximum interval is dependent upon CPU processing and the value of the automatic data transmit/receive interval specify register (ADTI) (see (5) Automatic transmit/receive interval time).
 - 2. When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF : Bit 3 of automatic data transmit/receive control register (ADTC)




Figure 19-12. Basic Transmission Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specify register

SIO1: Serial I/O shift register 1

TRF : Bit 3 of automatic data transmit/receive control register (ADTC)

In 6-byte transmission (ARLD = 0, RE = 0) in basic transmit mode, buffer RAM operates as follows.

(i) Before transmission (refer to Figure 19-13 (a))

After any data has been written to the serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, the automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) 4th byte transmission point (refer to Figure 19-13 (b))

Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to SIO1. When transmission of the fourth byte is completed, ADTP is decremented.

(iii) Completion of transmission/reception (refer to Figure 19-13 (c))

When transmission of the sixth byte is completed, the interrupt request flag (CSIIF1) is set (INTCSI1 generation).

Figure 19-13. Buffer RAM Operation in 6-byte Transmission (in Basic Transmit Mode) (1/2)

(a) Before transmission






Figure 19-13. Buffer RAM Operation in 6-byte Transmission (in Basic Transmit Mode) (2/2)

(b) 4th byte transmission point



(c) Completion of transmission/reception



(c) Repeat transmission mode

In this mode, data stored in the buffer RAM is transmitted repeatedly.


Serial transfer is started by writing any data to serial I/O shift register 1 (SIO1) when 1 is set in bit 7 (CSIE1) of the serial operating mode register 1 (CSIM1).

Unlike the basic transmission mode, after the last byte (data in address FAC0H) has been transmitted, the interrupt request flag (CSIIF1) is not set, the value at the time when the transmission was started is set in the automatic data transmit/receive address pointer (ADTP) again, and the buffer RAM contents are transmitted again.

When a reception operation, busy control and strobe control are not performed, the P20/SI1, P23/STB and P24/BUSY pins can be used as ordinary input/output ports.

The repeat transmission mode operation timing is shown in Figure 19-14, and the operation flowchart in Figure 19-15. Figure 19-16 shows an example of the buffer RAM operation in 6-byte repeat transmission.

Figure 19-14. Repeat Transmission Mode Operation Timing



Caution Since, in the repeat transmission mode, a read is performed on the buffer RAM after the transmission of one byte, the interval is included in the period up to the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the maximum interval is dependent upon the CPU operation and the value of the automatic data transmit/receive interval specify register (ADTI) (see (5) Automatic transmit/receive interval time).




Figure 19-15. Repeat Transmission Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specify register

SIO1: Serial I/O shift register 1

In 6-byte transmission (ARLD = 1, RE = 0) in repeat transmit mode, buffer RAM operates as follows.

(i) Before transmission (refer to Figure 19-16 (a))

After any data has been written to the serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, the automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) Upon completion of transmission of 6 bytes (refer to Figure 19-16 (b))

When transmission of the sixth byte is completed, the interrupt request flag (CSIIF1) is not set. The first pointer value is set to ADTP again.

(iii) 7th byte transmission point (refer to Figure 19-16 (c))

Transmit data 1 (T1) is transferred from the buffer RAM to SIO1 again. When transmission of the first byte is completed, ADTP is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

Figure 19-16. Buffer RAM Operation in 6-byte Transmission (in Repeat Transmit Mode) (1/2)

(a) Before transmission






Figure 19-16. Buffer RAM Operation in 6-byte Transmission (in Repeat Transmit Mode) (2/2)

(b) Upon completion of transmission of 6 bytes



(c) 7th byte transmission point



(d) Automatic transmission/reception suspending and restart

Automatic transmission/reception can be temporarily suspended by setting bit 7 (CSIE1) of the serial operating mode register 1 (CSIM1) to 0.


If during 8-bit data transfer, the transmission/reception is not suspended if bit 7 (CSIE1) is set to 0, it is suspended upon completion of 8-bit data transfer.

When suspended, bit 3 (TRF) of the automatic data transmit/receive control register (ADTC) is set to 0 after transfer of the 8th bit, and all the port pins used with the serial interface pins for dual function (P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY) are set to the port mode.

For restart of automatic transmission/reception, remaining data can be transferred by setting CSIE1 to 1 and writing any data to the serial I/O shift register 1 (SIO1).

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, transfer is suspended and the HALT mode is set if during 8-bit data transfer. When the HALT mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while TRF = 1.

Figure 19-17. Automatic Transmission/Reception Suspension and Restart



CSIE1: Bit 7 of serial operating mode register 1 (CSIM1)

★ (4) Synchronization control

Busy control and strobe control are functions for synchronizing sending and receiving between the master device and slave device.

By using these functions, it is possible to detect bit slippage during sending and receiving.

(a) Busy control option


Busy control is a function which causes the master device's serial transmission to wait when the slave device outputs a busy signal to the master device, and maintain the wait state while that busy signal is active.

When the busy control option is used, the conditions shown below are necessary.

- Bit 5 (ATE) of serial operation mode register 1 (CSIM1) should be set at (1).
- Bit 1 (BUSY1) of the automatic data transmit/receive control register (ADTC) should be set at (1).

The system configuration between the master device and slave device in cases where the busy control option is used is shown in Figure 19-18.

Figure 19-18. System Configuration when the Busy Control Option is Used



The master device inputs the busy signal output by the slave device to pin BUSY/P24. In sync with the fall of the serial clock, the master device samples the input busy signal. Even if the busy signal becomes active during sending or receiving of 8 bit data, the wait does not apply. If the busy signal becomes active at the rise of the serial clock 2 clock cycles after sending or receiving of 8 bit data ends, the busy input first becomes effective at that point, and thereafter, sending or receiving of data waits during the period that the busy signal is active.

The busy signal's active level is set in bit 0 (BUSY0) of ADTC.

BUSY0 = 0: Active high BUSY0 = 1: Active low

Furthermore, in the case that the busy control option is used, select the internal clock for the serial clock. The busy signal cannot be controlled with an external clock.

The operation timing when the busy control option is used is shown in Figure 19-19.

Caution Busy control cannot be used at the same time as interval timing control using the automatic data transmit/receive interval specify register (ADTI). If both are used simultaneously, busy control becomes invalid.

 SCK1
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D0
 \$\langle D7 \langle D6 \langle D5 \langle D4 \langle D3 \langle D2 \langle D1 \langle D1 \lan

Figure 19-19. Operation Timings when Using Busy Control Option (BUSY0 = 0)

Caution When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF : Bit 3 of the automatic data transmit/receive control register (ADTC)

If the busy signal becomes inactive, the wait is canceled. If the sampled busy signal is inactive, sending or receiving of the next 8 bit data begins from the fall of the next serial clock cycle.

Furthermore, the busy signal is asynchronous with the serial clock, so even if the slave side inactivates the busy signal, it takes nearly 1 clock cycle at the most until it is sampled again. Also, it takes another 0.5 clock cycle after sampling until data transmission resumes.

Therefore, in order to definitely cancel a wait state, it is necessary for the slave side to keep the busy signal for at least 1.5 clock cycles.

Figure 19-20 shows the timing of the busy signal and wait cancel. In this figure, an example of the case where the busy signal becomes active when sending or receiving starts is shown.

SCK1

SO1

\[
\text{D7\text{D6\text{D5\text{D4\text{D3\text{D2\text{D1\text{D0}}}}}} \]

SO1

\[
\text{D7\text{D6\text{D5\text{D4\text{D3\text{D2\text{D1\text{D0}}}}} \]

SI1

\[
\text{D7\text{D6\text{D5\text{D4\text{D3\text{D2\text{D1\text{D0}}}}} \]

SI2

\[
\text{D7\text{D6\text{D5\text{D4\text{D3\text{D2\text{D1\text{D0}}}}} \]

In the case where the busy signal becomes inactive directly when sampled

\]

SUSY Input Cancel

BUSY Input Effective

Figure 19-20. Busy Signal and Wait Cancel (when BUSY0 = 0)

(b) Busy & strobe control option

Strobe control is a function for synchronizing the sending and receiving of data between a master device and slave device. When sending or receiving of 8 bit data ends, the strobe signal is output by the master device from pin STB/P23. Through this means, the slave device can know the timing of the end of master data transmission. Therefore, even if there is noise in the serial clock and bit slippage occurs, synchronization is maintained and bit slippage has no effect on transmission of the next byte. In the case that the strobe control option is used, the conditions shown below are necessary.

- Set bit 5 (ATE) of serial operation mode register 1 (CSIM1) at (1).
- Set bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) at (1).

Normally, busy control and strobe control are used simultaneously as handshake signals. In this case, together with output of the strobe signal from pin STB/P23, pin BUSY/P24 can be sampled and sending or receiving can wait while the busy signal is being input.

If strobe control is not carried out, pin P23/STB can be used as a normal I/O port.

Operation timing when busy and strobe control are used is shown in Figure 19-21.

Furthermore, if strobe control is used, the interrupt request flag (CSIIF1), set when sending or receiving ends, is set after the strobe signal is output.

Figure 19-21. Operation Timings when Using Busy & Strobe Control Option (BUSY0 = 0)

Caution When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF : Bit 3 of the automatic data transmit/receive control register (ADTC)

(c) Bit slippage detection function through the busy signal


During an automatic transmit/receive operation, noise occur in the serial clock signal output by the master device and bit slippage may occur in the slave device side serial clock. At this time, if the strobe control option is not used, this bit slippage will have an effect on sending of the next byte. In such a case, the busy control option can be used on the master device side and, by checking the busy signal during sending, bit slippage can be detected.

Bit slippage detection through the busy signal is accomplished as follows.

The slave side outputs a busy signal after the serial clock rises on the 8th cycle of data sending or receiving (at this time, if application of the wait state by the busy signal is not desired, the busy signal is made inactive within 2 clock cycles).

The master device side samples the busy signal in sync with the fall of the serial clock's front side. If no bit slippage is occurring, the busy signal will be inactive in sampling for 8 clock cycles. If the busy signal is found to be active in sampling, it is regarded as an occurrence of bit slippage error processing is executed (bit 4 (ERR) of the automatic data transmit/receive control register (ADTC) is set at (1)). The operation timing of the bit slippage detection function through the busy signal is shown in Figure 19-22.

Figure 19-22. Operation Timing of the Bit Slippage Detection Function through the Busy Signal (when BUSY0 = 1)



CSIIF1: Interrupt request flag

CSIE1: Bit 7 of serial operation mode register 1 (CSIM1)

ERR : Bit 4 of the automatic data transmit/receive control register (ADTC)

(5) Automatic transmit/receive interval time

When using the automatic transmit/receive function, the read/write operations from/to the buffer RAM are performed after transmitting/receiving one byte. Therefore, an interval is inserted before the next transmit/receive.

Since the read/write operations from/to the buffer RAM are performed in parallel with the CPU processing when using the automatic transmit/receive function by the internal clock, the interval depends on the value which is set in the automatic transmit/receive interval specification register (ADTI) and the CPU processing at the rising edge of the eighth serial clock. Whether it depends on the ADTI or not can be selected by the setting of its bit 7 (ADTI7). When it is set to 0, the interval depends only on the CPU processing. When it is set to 1, the interval depends on the contents of the ADTI or CPU processing, whichever is greater. When the automatic transmit/receive function is used by an external clock, it must be selected so that the interval may be longer than the value indicated by paragraph (b).

Figure 19-23. Automatic Data Transmit/Receive Interval

CSIIF1: Interrupt request flag

(a) When the automatic transmit/receive function is used by the internal clock

If bit 1 (CSIM11) of serial operation mode register 1 (CSIM1) is set at (1), the internal clock operates. If the automatic transmit/receive function is operated by the internal clock, interval timing by CPU processing is as follows.

When bit 7 (ADTI7) of automatic data transmit/receive interval specify register (ADTI) is set to 0, the interval depends on the CPU processing. When ADTI7 is set to 1, it depends on the contents of the ADTI or CPU processing, whichever is greater.

Refer to Figure 19-5. Automatic Data Transmit/Receive Interval Specify Register Format for the intervals which are set by the ADTI.

Table 19-2. Interval Timing through CPU Processing (when the Internal Clock is Operating)

CPU Processing	Interval Time
When using multiplication instruction	Max. (2.5Tscк, 13Tcpu)
When using division instruction	Max. (2.5Tscк, 20Tcpu)
External access 1 wait mode	Max . (2.5Тscк, 9Тсри)
Other than above	Max. (2.5Tscк, 7Tcpu)

Tsck : 1/fsck

fsck : Serial clock frequency


TCPU : 1/fCPU

fcPu : CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC)

and bit 0 (MCS) of the oscillation mode selection register (OSMS))

MAX. (a, b): a or b, whichever is greater

Figure 19-24. Operation Timing with Automatic Data Transmit/Receive Function Performed by Internal Clock



fx : Main system clock oscillation frequency

fcpu : CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC) and bit 0 (MCS) of the oscillation mode selection register (OSMS).

TCPU: 1/fCPU
TSCK: 1/fSCK

fsck : Serial clock frequency

(b) When the automatic transmit/receive function is used by the external clock

If bit 1 (CSIM11) of serial operation mode register 1 (CSIM1) is cleared to 0, external clock operation is set.

When the automatic transmit/receive function is used by the external clock, it must be selected so that the interval may be longer than the values shown as follows.

Table 19-3. Interval Timing through CPU Processing (when the External Clock is Operating)

CPU Processing	Interval Time
When using multiplication instruction	13Tcpu or longer
When using division instruction	20Tcpu or longer
External access 1 wait mode	9Tcpu or longer
Other than above	7Tcpu or longer

TCPU: 1/fCPU

fcPU : CPU clock (set by the bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC) and bit 0 (MCS) of the oscillation mode selection register (OSMS))

CHAPTER 20 SERIAL INTERFACE CHANNEL 2

20.1 Serial Interface Channel 2 Functions

Serial interface channel 2 has the following three modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used when serial transfer is not carried out to reduce power consumption.

(2) Asynchronous serial interface (UART) mode

In this mode, one byte of data is transmitted/received following the start bit, and full-duplex operation is possible.

A dedicated UART baud rate generator is incorporated, allowing communication over a wide range of baud rates. In addition, the baud rate can be defined by scaling the input clock to the ASCK pin.

The MIDI standard baud rate (31.25 kbps) can be used by employing the dedicated UART baud rate generator.

(3) 3-wire serial I/O mode (MSB-first/LSB-first switchable)

In this mode, 8-bit data transfer is performed using three lines: the serial clock ($\overline{SCK2}$), and serial data lines (SI2, SO2).

In the 3-wire serial I/O mode, simultaneous transmission and reception is possible, increasing the data transfer processing speed.

Either the MSB or LSB can be specified as the start bit for an 8-bit data serial transfer, allowing connection to devices using either as the start bit.

The 3-wire serial I/O mode is useful for connection to peripheral I/Os and display controllers, etc., which incorporate a conventional synchronous clocked serial interface, such as the 75X/XL Series, 78K Series, 17K Series, etc.

20.2 Serial Interface Channel 2 Configuration

Serial interface channel 2 consists of the following hardware.

Table 20-1. Serial Interface Channel 2 Configuration

Item	Configuration
Register	Transmit shift register (TXS) Receive shift register (RXS) Receive buffer register (RXB)
Control register	Serial operating mode register 2 (CSIM2) Asynchronous serial interface mode register (ASIM) Asynchronous serial interface status register (ASIS) Baud rate generator control register (BRGC) Port mode register 7 (PM7) ^{Note}

Note Refer to Figure 6-12. Block Diagram of P70 and Figure 6-13. Block Diagram of P71 and P72.

Internal Bus Asynchronous Asynchronous Serial Interface Serial Interface Mode Register Status Register Receive Buffer Direction Register PE FE OVE TXE RXE PS1 PS0 CL SL ISRM SCK (RXB/SIO2) Control Circuit Direction Control Transmit Circuit Shift Register (TXS/SIO2) Receive RxD/SI2 /P70 Shift Register (RXS) TxD/SO2 /P71 PM71 SCK Output INTSER Transmission Reception Control Circuit Control Control Circuit INTSR/INTCSI2 Circuit PM72 **ISRM** INTST ASCK/SCK2 © /P72 Baud Rate Generator $\exists \begin{array}{l} f_{xx} \text{ to} \\ f_{xx}/2^{10} \end{array}$ CSIE2 TXE CSIE2 CSIM CSCI MDL3 MDL2 MDL1 MDL0 TPS3 TPS2 TPS1 TPS0 22 Serial Operating Mode Register 2 **Baud Rate Generator** Control Register

Internal Bus

Figure 20-1. Serial Interface Channel 2 Block Diagram

Note See Figure 20-2 for the baud rate generator configuration.




Figure 20-2. Baud Rate Generator Block Diagram

(1) Transmit shift register (TXS)

This register is used to set the transmit data. The data written in TXS is transmitted as serial data.

If the data length is specified as 7 bits, bits 0 to 6 of the data written in TXS are transferred as transmit data.

Writing data to TXS starts the transmit operation.

TXS is written to with an 8-bit memory manipulation instruction. It cannot be read.

TXS value is FFH after RESET input.

Caution TXS must not be written to during a transmit operation. TXS and the receive buffer register (RXB) are allocated to the same address, and when a read is performed, the value of RXB is read.

(2) Receive shift register (RXS)

This register is used to convert serial data input to the RxD pin to parallel data. When one byte of data is received, the receive data is transferred to the receive buffer register (RXB).

RXS cannot be directly manipulated by a program.

(3) Receive buffer register (RXB)

This register holds receive data. Each time one byte of data is received, new receive data is transferred from the receive shift register (RXS).

If the data length is specified as 7 bits, the receive data is transferred to bits 0 to 6 of RXB, and the MSB of RXB is always set to 0.

RXB is read with an 8-bit memory manipulation instruction. It cannot be written to.

RXB value is FFH after RESET input.

Caution RXB and the transmit shift register (TXS) are allocated to the same address, and when a write is performed, the value is written to TXS.

(4) Transmission control circuit

This circuit performs transmit operation control such as the addition of a start bit, parity bit and stop bit to data written in the transmit shift register (TXS) in accordance with the contents set in the asynchronous serial interface mode register (ASIM).

(5) Reception control circuit

This circuit controls receive operations in accordance with the contents set in the asynchronous serial interface mode register (ASIM). It performs error checks for parity errors, etc., during a receive operation, and if an error is detected, sets a value in the asynchronous serial interface status register (ASIS) in accordance with the error contents.

20.3 Serial Interface Channel 2 Control Registers

Serial interface channel 2 is controlled by the following four registers.


- Serial Operating Mode Register 2 (CSIM2)
- Asynchronous Serial Interface Mode Register (ASIM)
- Asynchronous Serial Interface Status Register (ASIS)
- Baud Rate Generator Control Register (BRGC)

(1) Serial operating mode register 2 (CSIM2)

This register is set when serial interface channel 2 is used in the 3-wire serial I/O mode. CSIM2 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM2 to 00H.

Figure 20-3. Serial Operating Mode Register 2 Format




- Cautions 1. Ensure that bits 0 and 3 through 6 are set to 0.
 - 2. When UART mode is selected, CSIM2 should be set to 00H.

(2) Asynchronous serial interface mode register (ASIM)

This register is set when serial interface channel 2 is used in the asynchronous serial interface mode. ASIM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ASIM to 00H.

Figure 20-4. Asynchronous Serial Interface Mode Register Format



Note When SCK is set to 1 and the baud rate generator output is selected, the ASCK pin can be used as an input/output port.

- Cautions 1. When the 3-wire serial I/O mode is selected, 00H should be set in ASIM.
 - 2. The serial transmit/receive operation must be stopped before changing the operating mode.

Table 20-2. Serial Interface Channel 2 Operating Mode Settings

(1) Operation Stop Mode

	ASIM		CSIM2 PM70 P70 PM71 P71 PM72 P7				P72									
TXE	RXE	SCK	CSIE2	CSIM22	сѕск							Bit	Clock	,		
0	0	×	0	×	×	×Note 1	×Note 1	_	_	P70	P71	P72				
	Other than above									Setting pro	ohibited					

(2) 3-wire Serial I/O Mode

	ASIM			CSIM2		PM70	P70	PM71	P71	PM72	P72		Shift	P70/SI2	P71/SO2	P72/SCK2
TXE	RXE	SCK	CSIE2	CSIM22	CSCK							Bit	Clock	/RxD Pin Functions	/TxD Pin Functions	/ASCK Pin Functions
0	0	0	1	0	0	1 Note 2	×Note 2	0	1	1	×	MSB	External clock	SI2 ^{Note 2}	SO2 (CMOS output)	SCK2 input
					1					0	1		Internal clock			SCK2 output
			1	1	0					1	×	LSB	External clock	SI2 ^{Note 2}	SO2 (CMOS output)	SCK2 input
					1					0	1		Internal clock			SCK2 output
	Other than above										Setting pr	ohibited				

(3) Asynchronous Serial Interface Mode

	ASIM			CSIM2		PM70	P70	PM71	P71	PM72	P72	Start	Shift	P70/SI2	P71/SO2	P72/SCK2
TXE	RXE	SCK	CSIE2	CSIM22	сѕск							Bit	Clock	/RxD Pin Functions	/TxD Pin Functions	/ASCK Pin Functions
1	0	0	0	0	0	×Note 1	×Note 1	0	1	1	×	LSB	External clock	P70	TxD (CMOS output)	ASCK input
		1								×Note 1	×Note 1		Internal clock		,,,	P72
0	1	0	0	0	0	1	×	×Note 1	×Note 1	1	×		External clock	RxD	P71	ASCK input
		1								×Note 1	× ^{Note 1}		Internal clock			P72
1	1	0	0	0	0	1	×	0	1	1	×		External clock		TxD (CMOS output)	ASCK input
		1								×Note 1	×Note 1		Internal clock		. ,	P72
	Other than above									Setting prohibited						

Notes 1. Can be used freely as port function.

2. Can be used as P70 (CMOS input/output) when only transmitter is used.

 $\textbf{Remark} \quad \times \qquad : \ \, \text{Don't care}$

 $PM\times\times$: Port mode register $P\times\times$: Port output latch

(3) Asynchronous serial interface status register (ASIS)


This is a register which displays the type of error when a reception error is generated in the asynchronous serial interface mode.

ASIS is read with an 8-bit memory manipulation instruction.

In 3-wire serial I/O mode, the contents of the ASIS are undefined.

RESET input sets ASIS to 00H.

Figure 20-5. Asynchronous Serial Interface Status Register Format



- **Notes 1.** The receive buffer register (RXB) must be read when an overrun error is generated. Overrun errors will continue to be generated until RXB is read.
 - 2. Even if the stop bit length has been set as 2 bits by bit 2 (SL) of the asynchronous serial interface mode register (ASIM), only single stop bit detection is performed during reception.

(4) Baud rate generator control register (BRGC)

This register sets the serial clock for serial interface channel 2.

BRGC is set with an 8-bit memory manipulation instruction.

RESET input sets BRGC to 00H.

Figure 20-6. Baud Rate Generator Control Register Format (1/2)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After Reset
 R/W

 BRGC
 TPS3
 TPS2
 TPS1
 TPS0
 MDL3
 MDL2
 MDL1
 MDL0
 FF73H
 00H
 R/W

MDL3	MDL2	MDL1	MDL0	Baud Rate Generator Input Clock Selection	k
0	0	0	0	fscк/16	0
0	0	0	1	fsck/17	1
0	0	1	0	fsck/18	2
0	0	1	1	fscк/19	3
0	1	0	0	fsck/20	4
0	1	0	1	fsck/21	5
0	1	1	0	fsck/22	6
0	1	1	1	fsck/23	7
1	0	0	0	fsck/24	8
1	0	0	1	fsck/25	9
1	0	1	0	fsck/26	10
1	0	1	1	fsck/27	11
1	1	0	0	fsck/28	12
1	1	0	1	fsck/29	13
1	1	1	0	fsck/30	14
1	1	1	1	f _{SCK} Note	_

Note Can only be used in 3-wire serial I/O mode.

Remark fSCK: 5-bit counter source clock

k : Value set in MDL0 to MDL3 ($0 \le k \le 14$)

Figure 20-6. Baud Rate Generator Control Register Format (2/2)

TPS3	TPS2	TDS1	TPS0		5-Bit Cou	nter Source C	lock Select	ion	n
11 05	11 02	11 01	11 00		MCS = 1		MCS = 0		"
0	0	0	0	fxx/2 ¹⁰	fxx/2 ¹⁰	(4.9 kHz)	fx/2 ¹¹	(2.4 kHz)	11
0	1	0	1	fxx	fx	(5.0 MHz)	fx/2	(2.5 MHz)	1
0	1	1	0	fxx/2	fx/2	(2.5 MHz)	fx/2 ²	(1.25 MHz)	2
0	1	1	1	fxx/2 ²	fx/2 ²	(1.25 MHz)	fx/2 ³	(625 kHz)	3
1	0	0	0	fxx/2 ³	fx/2 ³	(625 kHz)	fx/2 ⁴	(313 kHz)	4
1	0	0	1	fxx/2 ⁴	fx/2 ⁴	(313 kHz)	fx/2 ⁵	(156 kHz)	5
1	0	1	0	fxx/2 ⁵	fx/2 ⁵	(156 kHz)	fx/2 ⁶	(78.1 kHz)	6
1	0	1	1	fxx/2 ⁶	fx/2 ⁶	(78.1 kHz)	fx/2 ⁷	(39.1 kHz)	7
1	1	0	0	fxx/2 ⁷	fx/2 ⁷	(39.1 kHz)	fx/2 ⁸	(19.5 kHz)	8
1	1	0	1	fxx/2 ⁸	fx/2 ⁸	(19.5 kHz)	fx/29	(9.8 kHz)	9
1	1	1	0	fxx/29	fx/2 ⁹	(9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)	10
Other	than a	above		Setting proh	ibited				

Caution When a write is performed to BRGC during a communication operation, baud rate generator output is disrupted and communication cannot be performed normally. Therefore, BRGC must not be written to during a communication operation.

Remarks 1. fx : Main system clock oscillation frequency

2. fxx : Main system clock frequency (fx or fx/2)

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

4. n : Value set in TPS0 to TPS3 $(1 \le n \le 11)$

5. Figures in parentheses apply to operation with fx = 5.0 MHz.

The baud rate transmit/receive clock generated is either a signal scaled from the main system clock, or a signal scaled from the clock input from the ASCK pin.

(a) Generation of baud rate transmit/receive clock by means of main system clock

The transmit/receive clocks generated by scaling the main system clock. The baud rate generated from the main system clock is found from the following expression.

[Baud rate] =
$$\frac{fxx}{2^n \times (k + 16)}$$
 [Hz]

where, fx: Main system clock oscillation frequency

fxx: Main system clock frequency (fx or fx/2) n : Value set in TPS0 to TPS3 (1 \leq n \leq 11) k : Value set in MDL0 to MDL3 (0 \leq k \leq 14)

Table 20-3. Relationship between Main System Clock and Baud Rate

Baud		fx = 5.0	MHz			fx = 4.1	9 MHz	
Rate	MCS = 1		MCS =	0	MCS =	1	MCS = 0	
(bps)	BRGC Set Value	Error (%)						
75	_		00H	1.73	0BH	1.14	EBH	1.14
110	06H	0.88	E6H	0.88	03H	-2.01	E3H	-2.01
150	00H	1.73	E0H	1.73	EBH	1.14	DBH	1.14
300	E0H	1.73	D0H	1.73	DBH	1.14	СВН	1.14
600	D0H	1.73	C0H	1.73	СВН	1.14	BBH	1.14
1200	C0H	1.73	ВОН	1.73	BBH	1.14	ABH	1.14
2400	вон	1.73	A0H	1.73	ABH	1.14	9BH	1.14
4800	A0H	1.73	90H	1.73	9BH	1.14	8BH	1.14
9600	90H	1.73	80H	1.73	8BH	1.14	7BH	1.14
19200	80H	1.73	70H	1.73	7BH	1.14	6BH	1.14
31250	74H	0	64H	0	71H	-1.31	61H	-1.31
38400	70H	1.73	60H	1.73	6BH	1.14	5BH	1.14
76800	60H	1.73	50H	1.73	5BH	1.14	_	_

MCS: Bit 0 of oscillation mode selection register (OSMS)

(b) Generation of baud rate transmit/receive clock by means of external clock from ASCK pin

The transmit/receive clock is generated by scaling the clock input from the ASCK pin. The baud rate generated from the clock input from the ASCK pin is obtained with the following expression.

[Baud rate] =
$$\frac{f_{ASCK}}{2 \times (k + 16)}$$
 [Hz]

where, fasck: Frequency of clock input to ASCK pin

k : Value set in MDL0 to MDL3 ($0 \le k \le 14$)

Table 20-4. Relationship between ASCK Pin Input Frequency and Baud Rate (when BRGC is Set to 00H)

Baud Rate (bps)	ASCK Pin Input Frequency
75	2.4 kHz
110	3.52 kHz
150	4.8 kHz
300	9.6 kHz
600	19.2 kHz
1200	38.4 kHz
2400	76.8 kHz
4800	153.6 kHz
9600	307.2 kHz
19200	614.4 kHz
31250	1000.0 kHz
38400	1228.8 kHz

20.4 Serial Interface Channel 2 Operation

Serial interface channel 2 has the following three modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

20.4.1 Operation stop mode


In the operation stop mode, serial transfer is not performed, and therefore power consumption can be reduced. In the operation stop mode, the P70/SI2/RxD, P71/SO2/TxD and P72/SCK2/ASCK pins can be used as normal input/output ports.

(1) Register setting

Operation stop mode settings are performed using serial operating mode register 2 (CSIM2) and the asynchronous serial interface mode register (ASIM).

(a) Serial operating mode register 2 (CSIM2)


 $\overline{\text{CSIM2}}$ is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets CSIM2 to 00H.



Caution Ensure that bit 0 and bits 3 through 6 are set to 0.

(b) Asynchronous serial interface mode register (ASIM)

ASIM is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets ASIM to 00H.



20.4.2 Asynchronous serial interface (UART) mode

In this mode, one byte of data is transmitted/received following the start bit, and full-duplex operation is possible. A dedicated UART baud rate generator is incorporated, allowing communication over a wide range of baud rates. In addition, the baud rate can be defined by scaling the input clock to the ASCK pin.

The MIDI standard baud rate (31.25 kbps) can be used by employing the dedicated UART baud rate generator.

(1) Register setting


UART mode settings are performed using serial operating mode register 2 (CSIM2), the asynchronous serial interface mode register (ASIM), the asynchronous serial interface status register (ASIS), and the baud rate generator control register (BRGC).

(a) Serial operating mode register 2 (CSIM2)

CSIM2 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM2 to 00H.


When the UART mode is selected, 00H should be set in CSIM2.



Caution Ensure that bit 0 and bits 3 through 6 are set to 0.

(b) Asynchronous serial interface mode register (ASIM)

ASIM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets ASIM to 00H.




Note When SCK is set to 1 and the baud rate generator output is selected, the ASCK pin can be used as an input/output port.

Caution The serial transmit/receive operation must be stopped before changing the operating mode.

(c) Asynchronous serial interface status register (ASIS)

ASIS is set with an 8-bit memory manipulation instruction. RESET input sets ASIS to 00H.



- **Notes 1.** The receive buffer register (RXB) must be read when an overrun error is generated. Overrun errors will continue to be generated until RXB is read.
 - 2. Even if the stop bit length has been set as 2 bits by bit 2 (SL) of the asynchronous serial interface mode register (ASIM), only single stop bit detection is performed during reception.

(d) Baud rate generator control register (BRGC)

 $\overline{\text{RESET}}$ is set with an 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets BRGC to 00H.

Symbol

Cymbol	/	6	5	4	3	2	1	0	Address	After Reset	R/W
BRGC	TPS3	TPS2	TPS1	TPS0	MDL3	MDL2	MDL1	MDL0	FF73H	00H	R/W

MDL3	MDL2	MDL1	MDL0	Baud Rate Generator Input Clock Selection	k
0	0	0	0	fsck/16	0
0	0	0	1	fsck/17	1
0	0	1	0	fsck/18	2
0	0	1	1	fscx/19	3
0	1	0	0	fscx/20	4
0	1	0	1	fscx/21	5
0	1	1	0	fscx/22	6
0	1	1	1	fscx/23	7
1	0	0	0	fscx/24	8
1	0	0	1	fscx/25	9
1	0	1	0	fscx/26	10
1	0	1	1	fscx/27	11
1	1	0	0	fscx/28	12
1	1	0	1	fscx/29	13
1	1	1	0	fsck/30	14

TPS3 TPS2	TPS2	TPS1	TPS0	5-Bit Counter Source Clock Selection					
	02		••		MCS = 1		MCS = 0)	n
0	0	0	0	fxx/2 ¹⁰	fx/2 ¹⁰	(4.9 kHz)	fx/2 ¹¹	(2.4 kHz)	11
0	1	0	1	fxx	fx	(5.0 MHz)	fx/2	(2.5 MHz)	1
0	1	1	0	fxx/2	fx/2	(2.5 MHz)	fx/2 ²	(1.25 MHz)	2
0	1	1	1	fxx/2 ²	fx/2 ²	(1.25 MHz)	fx/2 ³	(625 kHz)	3
1	0	0	0	fxx/2 ³	fx/2 ³	(625 kHz)	fx/2 ⁴	(313 kHz)	4
1	0	0	1	fxx/2 ⁴	fx/2 ⁴	(313 kHz)	fx/2 ⁵	(156 kHz)	5
1	0	1	0	fxx/2 ⁵	fx/2 ⁵	(156 kHz)	fx/2 ⁶	(78.1 kHz)	6
1	0	1	1	fxx/2 ⁶	fx/2 ⁶	(78.1 kHz)	fx/27	(39.1 kHz)	7
1	1	0	0	fxx/2 ⁷	fx/2 ⁷	(39.1 kHz)	fx/2 ⁸	(19.5 kHz)	8
1	1	0	1	fxx/2 ⁸	fx/28	(19.5 kHz)	fx/29	(9.8 kHz)	9
1	1	1	0	fxx/29	fx/29	(9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)	10
Other than above)	Setting prohib	oited				

Caution When a write is performed to BRGC during a communication operation, baud rate generator output is disrupted and communication cannot be performed normally.

Therefore, BRGC must not be written to during a communication operation.

Remarks 1. fsck : 5-bit counter source clock

2. k : Value set in MDL0 to MDL3 ($0 \le k \le 14$) 3. fx : Main system clock oscillation frequency

4. fxx : Main system clock frequency (fx or fx/2)

5. MCS: Bit 0 of oscillation mode selection register (OSMS)

6. n : Value set in TPS0 to TPS3 $(1 \le n \le 11)$

7. Figures in parentheses apply to operation with fx = 5.0 MHz.

The baud rate transmit/receive clock generated is either a signal scaled from the main system clock, or a signal scaled from the clock input from the ASCK pin.

(i) Generation of baud rate transmit/receive clock by means of main system clock

The transmit/receive clock is generated by scaling the main system clock. The baud rate generated from the main system clock is obtained with the following expression.

[Baud rate] =
$$\frac{fxx}{2^n \times (k + 16)}[Hz]$$

where, fx: Main system clock oscillation frequency

fxx : Main system clock frequency (fx or fx/2) n : Value set in TPS0 to TPS3 (1 \leq n \leq 11) k : Value set in MDL0 to MDL3 (0 \leq k \leq 14)

Table 20-5. Relationship between Main System Clock and Baud Rate

Baud		fx = 5.0	MHz	fx = 4.19 MHz				
Rate	MCS = 1		MCS =	0	MCS =	1	MCS = 0	
(bps)	BRGC Set Value	Error (%)	BRGC Set Value	Error (%)	BRGC Set Value	Error (%)	BRGC Set Value	Error (%)
75	_		00H	1.73	0BH	1.14	EBH	1.14
110	06H	0.88	E6H	0.88	03H	-2.01	E3H	-2.01
150	00H	1.73	E0H	1.73	EBH	1.14	DBH	1.14
300	E0H	1.73	D0H	1.73	DBH	1.14	СВН	1.14
600	D0H	1.73	C0H	1.73	СВН	1.14	ВВН	1.14
1200	C0H	1.73	В0Н	1.73	ВВН	1.14	ABH	1.14
2400	ВОН	1.73	A0H	1.73	ABH	1.14	9BH	1.14
4800	A0H	1.73	90H	1.73	9BH	1.14	8BH	1.14
9600	90H	1.73	80H	1.73	8BH	1.14	7BH	1.14
19200	80H	1.73	70H	1.73	7BH	1.14	6BH	1.14
31250	74H	0	64H	0	71H	-1.31	61H	-1.31
38400	70H	1.73	60H	1.73	6BH	1.14	5BH	1.14
76800	60H	1.73	50H	1.73	5BH	1.14	_	_

MCS: Bit 0 of oscillation mode selection register (OSMS)

(ii) Generation of baud rate transmit/receive clock by means of external clock from ASCK pin
The transmit/receive clock is generated by scaling the clock input from the ASCK pin. The baud
rate generated from the clock input from the ASCK pin is obtained with the following expression.

[Baud rate] =
$$\frac{f_{ASCK}}{2 \times (k + 16)}$$
 [Hz]

where, fasck: Frequency of clock input to ASCK pin

k : Value set in MDL0 to MDL3 ($0 \le k \le 14$)

Table 20-6. Relationship between ASCK Pin Input Frequency and Baud Rate (when BRGC is Set to 00H)

Baud Rate (bps)	ASCK Pin Input Frequency
75	2.4 kHz
110	3.52 kHz
150	4.8 kHz
300	9.6 kHz
600	19.2 kHz
1200	38.4 kHz
2400	76.8 kHz
4800	153.6 kHz
9600	307.2 kHz
19200	614.4 kHz
31250	1000.0 kHz
38400	1228.8 kHz

(2) Communication operation

(a) Data format

The transmit/receive data format is shown in Figure 20-7.

Figure 20-7. Asynchronous Serial Interface Transmit/Receive Data Format



One data frame consists of the following bits.

- Start bit 1 bit
- Character bits 7 bits/8 bits
- Parity bit..... Even parity/odd parity/0 parity/no parity
- Stop bit(s) 1 bit/2 bits

The specification of character bit length, parity selection, and specification of stop bit length for each data frame is carried out with asynchronous serial interface mode register (ASIM).

When 7 bits are selected as the number of character bits, only the lower 7 bits (bits 0 to 6) are valid; in transmission the most significant bit (bit 7) is ignored, and in reception the most significant bit (bit 7) is always "0".

The serial transfer rate is selected by ASIM and the baud rate generator control register (BRGC). If a serial data receive error is generated, the receive error contents can be determined by reading the status of the asynchronous serial interface status register (ASIS).

(b) Parity types and operation

The parity bit is used to detect a bit error in the communication data. Normally, the same kind of parity bit is used on the transmitting side and the receiving side. With even parity and odd parity, a one-bit (odd number) error can be detected. With 0 parity and no parity, an error cannot be detected.

(i) Even parity

· At transmission

Control is executed so that the number of bits with a value of "1" contained in the transmit data including parity bit is an even number. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmit data : 1 The number of bits with a value of "1" is an even number in transmit data : 0

• At reception

The number of bits with a value of "1" contained in the receive data including parity bit are counted, and if this is an odd number, a parity error is generated.

(ii) Odd parity

· At transmission

Conversely to the situation with even parity, control is executed so that the number of bits with a value of "1" contained in the transmit data including parity bit is an odd number. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmit data : 0 The number of bits with a value of "1" is an even number in transmit data : 1

• At reception

The number of bits with a value of "1" contained in the receive data including parity bit are counted, and if this is an even number, a parity error is generated.

(iii) 0 parity

When transmitting, the parity bit is set to "0" irrespective of the transmit data.

At reception, a parity bit check is not performed. Therefore, a parity error is not generated, irrespective of whether the parity bit is set to "0" or "1".

(iv) No parity

A parity bit is not added to the transmit data.


At reception, data is received assuming that there is no parity bit. Since there is no parity bit, a parity error is not generated.

(c) Transmission

A transmit operation is started by writing transmit data to the transmit shift register (TXS). The start bit, parity bit, and stop bit(s) are added automatically.

When the transmit operation starts, the data in the transmit shift register (TXS) is shifted out, and when the transmit shift register (TXS) is empty, a transmission completion interrupt request (INTST) is generated.

Figure 20-8. Asynchronous Serial Interface Transmission Completion Interrupt Request Generation Timing



Caution Rewriting of the asynchronous serial interface mode register (ASIM) should not be performed during a transmit operation. If rewriting of the ASIM is performed during transmission, subsequent transmit operations may not be possible (the normal state is restored by RESET input).

It is possible to determine whether transmission is in progress by software by using a transmission completion interrupt request (INTST) or the interrupt request flag (STIF) set by the INTST.

(d) Reception

When the RXE bit of the asynchronous serial interface mode register (ASIM) is set (1), a receive operation is enabled and sampling of the RxD pin input is performed.

RxD pin input sampling is performed using the serial clock specified by ASIM.


When the RxD pin input becomes low, the 5-bit counter of baud rate generator (see **Figure 20-2**) starts counting, and at the time when the half time determined by specified baud rate has passed, the data sampling start timing signal is output. If the RxD pin input sampled again as a result of this start timing signal is low, it is identified as a start bit, the 5-bit counter is initialized and starts counting, and data sampling is performed. When character data, a parity bit and one stop bit are detected after the start bit, reception of one frame of data ends.

When one frame of data has been received, the receive data in the shift register is transferred to the receive buffer register (RXB), and a reception completion interrupt request (INTSR) is generated. If an error is generated, the receive data in which the error was generated is still transferred to RXB. When an error is generated, if bit 1 (ISRM) of ASIM is cleared to 0, INTSR is generated.

If ISRM bit is set to 1, INTSR is not generated.

If the RXE bit is reset (0) during the receive operation, the receive operation is stopped immediately. In this case, the contents of RXB and ASIS are not changed, and INTSR and INTSER are not generated.

Figure 20-9. Asynchronous Serial Interface Reception Completion Interrupt Request Generation Timing



Caution The receive buffer register (RXB) must be read even if a receive error is generated. If RXB is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

*

(e) Receive errors


Three kinds of errors can occur during a receive operation: a parity error, framing error, or overrun error. If the data reception result error flag is set in the asynchronous serial interface status register (ASIS), a receive error interrupt request (INTSER) is generated. A receive error interrupt is generated prior to a receive completion interrupt request (INTSR). Receive error causes are shown in Table 20-7. It is possible to determine what kind of error was generated during reception by reading the contents of ASIS in the reception error interrupt servicing (see **Figures 20-9** and **20-10**).

The contents of ASIS are reset (0) by reading the receive buffer register (RXB) or receiving the next data (if there is an error in the next data, the corresponding error flag is set).

Table 20-7. Receive Error Causes

Receive Errors	Cause
Parity error	Transmission-time parity specification and reception data parity do not match
Framing error	Stop bit not detected
Overrun error	Reception of next data is completed before data is read from receive register buffer

Figure 20-10. Receive Error Timing




- ★ Note If a receive error is generated while bit 1 (ISRM) of the asynchronous serial interface mode register (ASIM) is set to (1), INTSR is not generated.
 - Cautions 1. The contents of the asynchronous serial interface status register (ASIS) are reset (0) by reading the receive buffer register (RXB) or receiving the next data. To ascertain the error contents, ASIS must be read before reading RXB.
 - 2. The receive buffer register (RXB) must be read even if a receive error is generated. If RXB is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

(3) UART mode cautions

- (a) When transmit operation is stopped by clearing (0) bit 7 (TXE) of the asynchronous serial interface mode register (ASIM) during transmission, be sure to set the transmit shift register (TXS) to FFH, then set the TXE to 1, before executing the next transmission.
- (b) When receive operation is stopped by clearing (0) bit 6 (RXE) of the asynchronous serial interface mode register (ASIM) during reception, the state of the receive buffer register (RXB) and whether a receive completion interrupt request (INTSR) is generated or not differ depending on the receive stop timing. Figure 20-11 shows the timing.

Figure 20-11. State of Receive Buffer Register (RXB) when Receive Operation is Stopped and Whether Interrupt Request (INTSR) is Generated or Not



When RXE is set to 0 at a time indicated by <1>, RXB holds the previous data and does not generate INTSR. When RXE is set to 0 at a time indicated by <2>, RXB renews the data and does not generate INTSR. When RXE is set to 0 at a time indicated by <3>, RXB renews the data and generates INTSR.

20.4.3 3-wire serial I/O mode

The 3-wire serial I/O mode is useful for connection of peripheral I/Os and display controllers, etc., which incorporate a conventional synchronous clocked serial interface, such as the 75X/XL Series, 78K Series, 17K Series, etc.


Communication is performed using three lines: the serial clock (SCK2), serial output (SO2), and serial input (SI2).

(1) Register setting

3-wire serial I/O mode settings are performed using serial operating mode register 2 (CSIM2), the asynchronous serial interface mode register (ASIM), and the baud rate generator control register (BRGC).

(a) Serial operating mode register 2 (CSIM2)

CSIM2 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM2 to 00H.




Caution Ensure that bit 0 and bits 3 through 6 are set to 0.

(b) Asynchronous serial interface mode register (ASIM)

ASIM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ASIM to 00H.

When the 3-wire serial I/O mode is selected, 00H should be set in ASIM.



(c) Baud rate generator control register (BRGC)

 $\overline{\text{BRGC}}$ is set with an 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets BRGC to 00H.

Symbol

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
BRGC	TPS3	TPS2	TPS1	TPS0	MDL3	MDL2	MDL1	MDL0	FF73H	00H	R/W

MDL3	MDL2	MDL1	MDL0	Baud Rate Generator Input Clock Selection	k
0	0	0	0	fsck/16	0
0	0	0	1	fsck/17	1
0	0	1	0	fscx/18	2
0	0	1	1	fsck/19	3
0	1	0	0	fscx/20	4
0	1	0	1	fscx/21	5
0	1	1	0	fscx/22	6
0	1	1	1	fscx/23	7
1	0	0	0	fscx/24	8
1	0	0	1	fscx/25	9
1	0	1	0	fscx/26	10
1	0	1	1	fscx/27	11
1	1	0	0	fsck/28	12
1	1	0	1	fscx/29	13
1	1	1	0	fscx/30	14
1	1	1	1	fscк	_

TPS3	TPS2	TPS1	TPS0	5-Bit Counter Source Clock Selection					
11 00 11 02		11 01	11 00		MCS = 1		MCS = 0	ſ	n
0	0	0	0	fxx/2 ¹⁰	fx/2 ¹⁰	(4.9 kHz)	fx/2 ¹¹	(2.4 kHz)	11
0	1	0	1	fxx	fx	(5.0 MHz)	fx/2	(2.5 MHz)	1
0	1	1	0	fxx/2	fx/2	(2.5 MHz)	fx/2 ²	(1.25 MHz)	2
0	1	1	1	fxx/2 ²	fx/2 ²	(1.25 MHz)	fx/2 ³	(625 kHz)	3
1	0	0	0	fxx/2 ³	fx/2 ³	(625 kHz)	fx/2 ⁴	(313 kHz)	4
1	0	0	1	fxx/2 ⁴	fx/2 ⁴	(313 kHz)	fx/2 ⁵	(156 kHz)	5
1	0	1	0	fxx/2 ⁵	fx/2 ⁵	(156 kHz)	fx/2 ⁶	(78.1 kHz)	6
1	0	1	1	fxx/2 ⁶	fx/2 ⁶	(78.1 kHz)	fx/2 ⁷	(39.1 kHz)	7
1	1	0	0	fxx/2 ⁷	fx/2 ⁷	(39.1 kHz)	fx/2 ⁸	(19.5 kHz)	8
1	1	0	1	fxx/2 ⁸	fx/2 ⁸	(19.5 kHz)	fx/2 ⁹	(9.8 kHz)	9
1	1	1	0	fxx/2 ⁹	fx/2 ⁹	(9.8 kHz)	fx/2 ¹⁰	(4.9 kHz)	10
Other than above				Setting prohibit	ted				

Caution When a write is performed to BRGC during a communication operation, baud rate generator output is disrupted and communication cannot be performed normally.

Therefore, BRGC must not be written to during a communication operation.

Remarks 1. fsck : 5-bit counter source clock

2. k : Value set in MDL0 to MDL3 (0 ≤ k ≤ 14)
3. fx : Main system clock oscillation frequency

4. fxx : Main system clock frequency (fx or fx/2)

5. MCS : Bit 0 of oscillation mode selection register (OSMS)

6. n : Value set in TPS0 to TPS3 $(1 \le n \le 11)$

7. Figures in parentheses apply to operation with fx = 5.0 MHz.

When the internal clock is used as the serial clock in the 3-wire serial I/O mode, set BRGC as described below. BRGC Setting is not required if an external serial clock is used.

(i) When the baud rate generator is not used:

Select a serial clock frequency with TPS0 through TPS3.

Be sure then to set MDL0 through MDL3 to 1,1,1,1.

The serial clock frequency becomes 1/2 of the source clock frequency for the 5-bit counter.

(ii) When the baud rate generator is used:

Select a serial clock frequency with MDL0 through MDL3 and TPS0 through TPS3.

Be sure then to set MDL0 through MDL3 to 1,1,1,1.

The serial clock frequency is calculated by the following formula.

Serial clock frequency =
$$\frac{fxx}{2^n \times (k + 16)}$$
 [Hz]

fx: Main system clock oscillation frequency

fxx: Main system clock frequency (fx or fx/2)

n : Value set in TPS0 to TPS3 (1 \leq n \leq 11)

k : Value set in MDL0 to MDL3 ($0 \le k \le 14$)

(2) Communication operation

In the 3-wire serial I/O mode, data transmission/reception is performed in 8-bit units. Data is transmitted/received bit by bit in synchronization with the serial clock.

Transmit shift register (TXS/SIO2) and receive shift register (RXS) shift operations are performed in synchronization with the fall of the serial clock $\overline{SCK2}$. Then transmit data is held in the SO2 latch and output from the SO2 pin. Also, receive data input to the SI2 pin is latched in the receive buffer register (RXB/SIO2) on the rise of $\overline{SCK2}$.

At the end of an 8-bit transfer, the operation of the TXS/SIO2 or RXS stops automatically, and the interrupt request flag (SRIF) is set.




Figure 20-12. 3-wire Serial I/O Mode Timing

* (3) MSB/LSB switching as the start bit

The 3-wire serial I/O mode enables to select transfer to start from MSB or LSB.

Figure 20-13 shows the configuration of the transmit shift register (TXS/SIO2) and internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified with bit 2 (CSIM22) of the serial operating mode register 2 (CSIM2).




Figure 20-13. Circuit of Switching in Transfer Bit Order

Start bit switching is realized by switching the bit order for data write to SIO2. The SIO2 shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

(4) Transfer start

Serial transfer is started by setting transfer data to the transmission shift register (TXS/SIO2) when the following two conditions are satisfied.

- Serial interface channel 2 operation control bit (CSIE2) = 1
- Internal serial clock is stopped or SCK2 is a high level after 8-bit serial transfer.

Caution If CSIE2 is set to "1" after data write to TXS/SIO2, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (SRIF) is set.


★ 20.4.4 Restrictions on using UART mode

In the UART mode, a receive completion interrupt request (INTSR) is generated after a certain period of time following the generation and clearing of the receive error interrupt request (INTSER). Thereby, the phenomenon shown below may occur.

Details

If the bit 1 (ISRM) of the asynchronous serial interface mode register (ASIM) is set to 1, the setting is made such that receive completion interrupt request (INTSR) will not be generated upon the generation of a receive error. However, in the receive error interrupt (INTSER) servicing, if the receive buffer register (RXB) is read within a certain timing ("a" in Figure 20-14), internal error flag is cleared (to 0). Therefore, no receive error is judged to have been generated, and INTSR, which is not supposed to be generated, will be generated. Figure 20-14 illustrates the operation above.

Figure 20-14. Receive Completion Interrupt Request Generation Timing (when ISRM = 1)



Remark ISRM: Bit 1 of asynchronous serial interface mode register (ASIM)

fsck : 5-bit counter source clock of baud rate generator

RXB : Receive buffer register

To avoid this phenomenon, implement the following countermeasures.

Countermeasures


• In the case of framing error or overrun error

Prohibit the reading of the receive buffer register (RXB) for a certain period ("T2" in Figure 20-15) after the generation of a receive error interrupt request (INTSER).

• In the case of parity error

Prohibit the reading of the receive buffer register (RXB) for a certain period ("T1 + T2" in Figure 20-15) after the generation of a receive error interrupt request (INTSER).

Figure 20-15. Period that Reading Receive Buffer Register is Prohibited



- T1: The amount of time for one unit of data sent in the baud rate selected with the baud rate generator control register (BRGC) (1/baud rate)
- T2: The amount of time for 2 clocks of 5-bit counter source clock (fscк) selected with BRGC

Example of countermeasures

An example of the countermeasures is shown below.

[Condition]

fx = 5.0 MHz

Processor clock control register (PCC) = 00H

Oscillation mode selection register (OSMS) = 01H

Baud rate generator control register (BRGC) = B0H (when 2400 bps is selected for baud rate)


Tcy = 0.4
$$\mu$$
s (tcy = 0.2 μ s)

T1 =
$$\frac{1}{2400}$$
 = 416.7 μ s

$$T2 = 12.8 \times 2 = 25.6 \ \mu s$$

$$\frac{T1 + T2}{tcy} = 2212 \text{ (clock)}$$

[Example]



[MEMO]

CHAPTER 21 REAL-TIME OUTPUT PORT

21.1 Real-time Output Port Functions

Data set previously in the real-time output buffer register can be transferred to the output latch by hardware concurrently with timer interrupt request or external interrupt request generation, then output externally. This is called the real-time output function. The pins that output data externally are called real-time output ports.

By using a real-time output, a signal which has no jitter can be output. This port is therefore suitable for control of stepping motors, etc.

Port mode/real-time output port mode can be specified bit-wise.


21.2 Real-time Output Port Configuration

The real-time output port consists of the following hardware.

Table 21-1. Real-time Output Port Configuration

Item	Configuration		
Register	Real-time output buffer register (RTBL, RTBH)		
Control register	Port mode register 12 (PM12)		
	Real-time output port mode register (RTPM)		
	Real-time output port control register (RTPC)		

Figure 21-1. Real-time Output Port Block Diagram



*

(1) Real-time output buffer register (RTBL, RTBH)

Addresses of RTBL and RTBH are mapped individually in the special function register (SFR) area as shown in Figure 21-2.

When specifying 4 bits \times 2 channels as the operating mode, data can be set individually in RTBL and RTBH. When specifying 8 bits \times 1 channel as the operating mode, data can be set to both RTBL and RTBH by writing 8-bit data to either RTBL or RTBH.

Table 21-2 shows operations during manipulation of RTBL and RTBH.

Figure 21-2. Real-time Output Buffer Register Configuration




Table 21-2. Operation in Real-time Output Buffer Register Manipulation

Operating Mode	Register to be	In Rea	ad ^{Note 1}	In Wri	te ^{Note 2}
	Manipulated	Higher 4 Bits	Lower 4 Bits	Higher 4 Bits	Lower 4 Bits
4 bits × 2 channels	RTBL	RTBH	RTBL	Invalid	RTBL
	RTBH	RTBH	RTBL	RTBH	Invalid
8 bits × 1 channel	RTBL	RTBH	RTBL	RTBH	RTBL
	RTBH	RTBH	RTBL	RTBH	RTBL

Notes 1. Only the bits set in the real-time output port mode can be read. When a read is performed to the bits set in the port mode, 0 is read out.

2. After setting data in the real-time output port, output data should be set in RTBL and RTBH by the time a real-time output trigger is generated.

21.3 Real-time Output Port Control Registers

The following three registers control the real-time output port.

- Port mode register 12 (PM12)
 - Real-time output port mode register (RTPM)
 - Real-time output port control register (RTPC)


★ (1) Port mode register 12 (PM12)

This register sets the input or output mode of port 12 pins (P120 to P127) which also function as real-time output pins (RTP0 to RTP7). To use port 12 as a real-time output port, the port pin that performs real-time output must be set in the output mode (PM12n = 0: n = 0 to 7).

PM12 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 21-3. Port Mode Register 12 Format




(2) Real-time output port mode register (RTPM)

This register selects the real-time output port mode/port mode bit-wise.

RTPM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Figure 21-4. Real-time Output Port Mode Register Format



- Cautions 1. When using these bits as a real-time output port, set the ports to which real-time output is performed to the output mode (set the bits of the port mode register 12 (PM12) to 0).
 - 2. In the port specified as a real-time output port, data cannot be set to the output latch. Therefore, when setting an initial value, data should be set to the output latch before setting the real-time output mode.

(3) Real-time output port control register (RTPC)

This register sets the real-time output port operating mode and output trigger.

Table 21-3 shows the relationship between the real-time output port operating mode and output trigger.

RTPC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Figure 21-5. Real-time Output Port Control Register Format




Table 21-3. Real-time Output Port Operating Mode and Output Trigger

BYTE	EXTR	Operating Mode	RTBH → Port Output	RTBL → Port Output
0	0	4 bits × 2 channels	INTTM2	INTTM1
	1		INTTM1	INTP2
1	0	8 bits × 1 channel	INTTM1	
	1		INTP2	

CHAPTER 22 INTERRUPT FUNCTIONS AND TEST FUNCTIONS

22.1 Interrupt Function Types

The following three types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally even in a disabled state. It does not undergo interrupt priority control and is given top priority over all other interrupt requests.

It generates a standby release signal.

The non-maskable interrupt has one source of interrupt request from the watchdog timer.

(2) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specify flag register (PR0L, PR0H, and PR1L). Multiple high priority interrupts can be applied to low priority interrupts. If two or more interrupts with the same priority are simultaneously generated, each interrupts has a predetermined priority (see Table 22-1). A standby release signal is generated.

The maskable interrupt has seven sources of external interrupt requests and fifteen sources of internal interrupt requests.

(3) Software interrupt

This is a vectored interrupt to be generated by executing the BRK instruction. It is acknowledged even in a disabled state. The software interrupt does not undergo interrupt priority control.

22.2 Interrupt Sources and Configuration

There are total of 24 non-maskable, maskable, and software interrupts in the interrupt sources (see **Table 22-1**).

Table 22-1. Interrupt Source List (1/2)

Interrupt	Interrupt Default				Vector Table	Basic
Type	PriorityNote 1	Name	Trigger	Trigger		Configuration TypeNote 2
Non- maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)	internal	000411	(B)
	1	INTP0			0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3	Pin input edge detection	External	000CH	
	5	INTP4			000EH	
	Maskable 8 INTCSI0 End of serial interface channel 0 transfer 9 INTCSI1 End of serial interface channel 1 transfer 10 INTSER Serial interface channel 2 UART reception error generation	INTP5			0010H	
		INTP6			0012H	
Maskable			0014H			
		INTCSI1			0016H	- (B)
		INTSER		Internal	0018H	
	44	INTSR	End of serial interface channel 2 UART reception	internal	004411	(5)
	11	11 INTCSI2	End of serial interface channel 2 3-wire transfer		001AH	
	12	INTST	End of serial interface channel 2 UART transfer		001CH	

Notes 1. Default priorities are intended for two or more simultaneously generated maskable interrupt requests. 0 is the highest priority and 20 is the lowest priority.

2. Basic configuration types (A) to (E) correspond to (A) to (E) of Figure 22-1.

Table 22-1. Interrupt Source List (2/2)


Interrupt	Default		Interrupt Source		Vector Table	Basic Configuration
Туре	Priority ^{Note 1}	Name	Trigger	External	Address	Type ^{Note 2}
	13	INTTM3	Reference time interval signal from watch timer		001EH	
	14	INTTM00	Generation of 16-bit timer register, capture/compare register (CR00) match signal		0020H	
	15	INTTM01	Generation of 16-bit timer register, capture/compare register (CR01) match signal	Internal	0022H	
Maskable	16	INTTM1	Generation of 8-bit timer/event counter 1 match signal		0024H	(B)
	17	INTTM2	Generation of 8 bit timer/event counter 2 match signal		0026H	
	18	INTAD	End of A/D converter conversion		0028H	
	19	INTTM5	Generation of 8-bit timer/event counter 5 match signal		002AH	
	20 INTTM6 Generation of 8-bit timer/event counter 6 match signal		002CH			
Software	_	BRK	BRK instruction execution	_	003EH	(E)

Notes 1. Default priorities are intended for two or more simultaneously generated maskable interrupt requests. 0 is the highest priority and 20 is the lowest priority.


2. Basic configuration types (A) to (E) correspond to (A) to (E) of Figure 22-1.

Figure 22-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 22-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF : Interrupt request flagIE : Interrupt enable flagISP : In service priority flagMK : Interrupt mask flagPR : Priority specify flag

22.3 Interrupt Function Control Registers

The following six types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L)
- Interrupt mask flag register (MK0L, MK0H, MK1L)
- Priority specify flag register (PR0L, PR0H, PR1L)
- External interrupt mode register (INTM0, INTM1)
- Sampling clock select register (SCS)
- Program status word (PSW)

Table 22-2 gives a listing of interrupt request flags, interrupt mask flags, and priority specify flags corresponding to interrupt request sources.

Table 22-2. Various Flags Corresponding to Interrupt Request Sources

Interrupt Source	Interrupt F	Request Flag	Interrupt Mask Flag		Priority Sp	ecify Flag
		Register		Register		Register
INTWDT	TMIF4	IF0L	TMMK4	MK0L	TMPR4	PR0L
INTP0	PIF0		PMK0		PPR0	
INTP1	PIF1		PMK1		PPR1	
INTP2	PIF2		PMK2		PPR2	
INTP3	PIF3		PMK3		PPR3	
INTP4	PIF4		PMK4		PPR4	
INTP5	PIF5		PMK5		PPR5	
INTP6	PIF6		PMK6		PPR6	
INTCSI0	CSIIF0	IF0H	CSIMK0	мкон	CSIPR0	PR0H
INTCSI1	CSIIF1		CSIMK1		CSIPR1	
INTSER	SERIF		SERMK		SERPR	
INTSR/INTCSI2	SRIF		SRMK		SRPR	
INTST	STIF		STMK		STPR	
INTTM3	TMIF3		TMMK3		TMPR3	
INTTM00	TMIF00		TMMK00		TMPR00	
INTTM01	TMIF01		TMMK01		TMPR01	
INTTM1	TMIF1	IF1L	TMMK1	MK1L	TMPR1	PR1L
INTTM2	TMIF2		TMMK2		TMPR2	
INTAD	ADIF		ADMK		ADPR	
INTTM5	TMIF5		TMMK5		TMPR5	
INTTM6	TMIF6		TMMK6		TMPR6	

(1) Interrupt request flag registers (IF0L, IF0H, IF1L)

The interrupt request flag is set to 1 when the corresponding interrupt request is generated or an instruction is executed. It is cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon application of $\overline{\text{RESET}}$ input.

IF0L, IF0H, and IF1L are set with a 1-bit or 8-bit memory manipulation instruction. If IF0L and IF0H are used as a 16-bit register IF0, use a 16-bit memory manipulation instruction for the setting.

RESET input sets these registers to 00H.

After R/W Address Symbol <7> <6> <5> <4> <3> <2> <1> <0> Reset IF0L PIF6 PIF5 PIF4 PIF3 PIF2 PIF1 PIF0 TMIF4 FFE0H 00H R/W <7> <6> <5> <4> <3> <2> <1> <0> IFOH TMIF01 TMIF00 TMIF3 STIF **SRIF** SERIF CSIIF1 CSIIF0 FFE1H 00H R/W <7> <3> <2> 5 <4> <1> <0> IF1L WTIF™ TMIF6 TMIF5 0 0 **ADIF** TMIF2 TMIF1 FFE2H 00H R/W $\times \times IF \times$ Interrupt Request Flag 0 No interrupt request signal Interrupt request signal is generated; Interrupt request state

Figure 22-2. Interrupt Request Flag Register Format

Note WTIF is test input flag. Vectored interrupt request is not generated.

- Cautions 1. TMIF4 flag is R/W enabled only when a watchdog timer is used as an interval timer. If used in the watchdog timer mode 1, set TMIF4 flag to 0.
 - 2. Set always 0 in IF1L bits 5 and 6.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L)

The interrupt mask flag is used to enable/disable the corresponding maskable interrupt service and to set standby clear enable/disable.

MK0L, MK0H, and MK1L are set with a 1-bit or 8-bit memory manipulation instruction. If IF0L and IF0H are used as a 16-bit register MK0, use a 16-bit memory manipulation instruction for the setting. RESET input sets these registers to FFH.

After R/W Address Symbol <6> <5> <3> <2> <1> <0> Reset FFE4H FFH R/W MK0L PMK6 PMK5 PMK4 PMK3 PMK2 **PMK** PMK TMMK4 <7> <6> <5> <4> <3> <2> <1> <0> FFE5H R/W MKOH TMMK01 TMMK00 TMMK3 STMK SRMK SERMK CSIMK1 CSIMK0 **FFH** <7> 6 5 <4> <3> <2> <1> <0> MK1L WTMKN TMMK6 TMMK5 ADMK TMMK2 TMMK1 FFE6H 1 1 FFH R/W $\times \times MK \times$ Interrupt Servicing Control 0 Interrupt servicing enabled 1 Interrupt servicing disabled

Figure 22-3. Interrupt Mask Flag Register Format

Note WTMK controls standby mode release enable/disable and does not control interrupt functions.

- Cautions 1. If TMMK4 flag is read when a watchdog timer is used in the watchdog timer mode 1, the read value becomes undefined.
 - 2. Because port 0 has a dual function as the external interrupt request input, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, 1 should be set in the interrupt mask flag before using the output mode.
 - 3. Set always 1 in MK1L bits 5 and 6.

(3) Priority specify flag registers (PR0L, PR0H, PR1L)

The priority specify flag is used to set the corresponding maskable interrupt priority orders. PR0L, PR0H, and PR1L are set with a 1-bit or 8-bit memory manipulation instruction. If IF0L and IF0H are used as a 16-bit register PR0, use a 16-bit memory manipulation instruction for the setting. RESET input sets these registers to FFH.

After Address R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0> Reset PR0L PPR2 PPR1 R/W PPR6 PPR5 PPR4 PPR3 PPR0 TMPR4 FFE8H FFH <7> <6> <5> <4> <3> <2> <1> <0> PROH TMPR01 TMPR00 TMPR3 STPR SRPR SERPR CSIPR1 CSIPR0 FFE9H FFH R/W 7 6 5 <4> <3> <2> <1> <0> PR1L TMPR6 TMPR5 ADPR TMPR2 TMPR1 1 1 1 **FFEAH** FFH R/W $\times\!\!\times\!\!\mathsf{PR}\!\!\times\!\!$ **Priority Level Selection** 0 High priority level Low priority level 1

Figure 22-4. Priority Specify Flag Register Format

Cautions 1. When a watchdog timer is used in the watchdog timer mode 1, set 1 in TMPR4 flag.

2. Set always 1 in PR1L bits 5 to 7.


(4) External interrupt mode register (INTM0, INTM1)

These registers set the valid edge for INTP0 to INTP6.

INTM0 and INTM1 are set by 8-bit memory manipulation instructions.

RESET input sets these registers to 00H.

Figure 22-5. External Interrupt Mode Register 0 Format



 Caution Set 0, 0, 0 to bits 1 through 3 (TMC01 through TMC03) of the 16-bit timer mode control register (TMC0) and stop the timer operation before setting the valid edges of INTP0/TI00/ P00 pin.

After Address 7 2 0 R/W Symbol 6 5 4 3 1 Reset INTM1 | ES71 | ES70 | ES61 | ES60 ES51 ES50 ES41 ES40 FFEDH 00H R/W ES41 ES40 INTP3 Valid Edge Selection 0 0 Falling edge 0 1 Rising edge 1 0 Setting prohibited 1 Both falling and rising edges 1 ES51 ES50 INTP4 Valid Edge Selection 0 0 Falling edge 0 1 Rising edge 0 Setting prohibited 1 1 1 Both falling and rising edges ES61 ES60 INTP5 Valid Edge Selection 0 0 Falling edge 0 1 Rising edge 0 1 Setting prohibited 1 1 Both falling and rising edges ES71 ES70 INTP6 Valid Edge Selection 0 0 Falling edge 0 1 Rising edge 0 1 Setting prohibited Both falling and rising edges 1 1

Figure 22-6. External Interrupt Mode Register 1 Format


(5) Sampling clock select register (SCS)

This register is used to set the valid edge clock sampling clock to be input to INTP0. When remote controlled data reception is carried out using INTP0, digital noise is removed with sampling clocks.

SCS is set with an 8-bit memory manipulation instruction.

RESET input sets SCS to 00H.

Figure 22-7. Sampling Clock Select Register Format



Caution $fxx/2^N$ is a clock to be supplied to the CPU and $fxx/2^5$, $fxx/2^6$ and $fxx/2^7$ are clocks to be supplied to the peripheral hardware. $fxx/2^N$ stops in the HALT mode.

Remarks 1. N : Value (N = 0 to 4) at bits 0 to 2 (PCC0 to PCC2) of processor clock control register

2. fxx : Main system clock frequency (fx or fx/2)

3. fx : Main system clock oscillation frequency

4. MCS: Bit 0 of oscillation mode selection register (OSMS)


5. Figures in parentheses apply to operation with fx = 5.0 MHz.

When the setting INTP0 input level is active twice in succession, the noise eliminator sets interrupt request flag (PIF0) to 1.

Figure 22-8 shows the noise eliminator input/output timing.


Figure 22-8. Noise Eliminator Input/Output Timing (during rising edge detection)

(a) When input is less than the sampling cycle (tsmp)




Because INTP0 level is not active in sampling, PIF0 output remains at low level.

(b) When input is equal to or twice the sampling cycle (tsmp)



Because sampling INTP0 level is active twice in succession in <2>, PIF0 flag is set to 1.

(c) When input is twice or more than the cycle frequency (tsmp)



When INTP0 level is active twice in succession, PIF0 flag is set to 1.

(6) Program status word (PSW)

The program status word is a register to hold the instruction execution result and the current status for interrupt request. The IE flag to set maskable interrupt enable/disable and the ISP flag to control multiple interrupt servicing are mapped.

Besides 8-bit unit read/write, this register can carry out operations with a bit manipulation instruction and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, and when the BRK instruction is executed, the contents of PSW automatically is saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged contents of the priority specify flag of the acknowledged interrupt are transferred to the ISP flag. The acknowledged contents of PSW is also saved into the stack with the PUSH PSW instruction. It is reset from the stack with the RETI, RETB, and POP PSW instructions. RESET input sets PSW to 02H.




Figure 22-9. Program Status Word Format

22.4 Interrupt Servicing Operations

22.4.1 Non-maskable interrupt request acknowledge operation

A non-maskable interrupt request is unconditionally acknowledged even if in an interrupt request acknowledge disable state. It does not undergo interrupt priority control and has highest priority over all other interrupts.

If a non-maskable interrupt request is acknowledged, the acknowledged interrupt is saved in the stacks, PSW and PC, in that order, the IE and ISP flags are reset to 0, and the vector table contents are loaded into PC and branched.

A new non-maskable interrupt request generated during execution of a non-maskable interrupt servicing program is acknowledged after the current execution of the non-maskable interrupt servicing program is terminated (following RETI instruction execution) and one main routine instruction is executed. If a new non-maskable interrupt request is generated twice or more during non-maskable interrupt service program execution, only one non-maskable interrupt request is acknowledged after termination of the non-maskable interrupt service program execution.

Figure 22-10 shows the flowchart from non-maskable interrupt request generation to acknowledge. Figure 22-11 shows the non-maskable interrupt request acknowledge timing. Figure 22-12 shows the acknowledge operation if multiple non-maskable interrupt requests are generated.





Figure 22-10. Flowchart from Non-maskable Interrupt Generation to Acknowledge

WDTM: Watchdog timer mode register

WDT : Watchdog timer


Figure 22-11. Non-maskable Interrupt Request Acknowledge Timing




TMIF4 : Watchdog timer interrupt request flag

Figure 22-12. Non-maskable Interrupt Request Acknowledge Operation

(a) If a new non-maskable interrupt request is generated during non-maskable interrupt servicing program execution



(b) If two non-maskable interrupt requests are generated during non-maskable interrupt servicing program execution



22.4.2 Maskable interrupt request acknowledge operation

A maskable interrupt request becomes acknowledgeable when an interrupt request flag is set to 1 and the interrupt mask (MK) flag is cleared to 0. A vectored interrupt request is acknowledged in an interrupt enable state (with IE flag set to 1). However, a low-priority interrupt request is not acknowledged during high-priority interrupt service (with ISP flag reset to 0).

Wait times maskable interrupt request generation to interrupt servicing are shown in Table 22-3.

Refer to Figures 22-14 and 22-15 for the interrupt request acknowledge timing.

Table 22-3. Times from Maskable Interrupt Request Generation to Interrupt Service

	Minimum Time	Maximum Time ^{Note}
When $\times \times PR \times = 0$	7 clocks	32 clocks
When ××PR× = 1	8 clocks	33 clocks

Note If an interrupt request is generated just before a divide instruction, the wait time is maximized.

Remark 1 clock:
$$\frac{1}{\text{fcpu}}$$
 (fcpu: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request specified for higher priority with the priority specify flag is acknowledged first. If two or more requests are specified for the same priority with the priority specify flag, the interrupt request with the higher default priority is acknowledged first.

Any reserved interrupt requests are acknowledged when they become acknowledgeable.

Figure 22-13 shows interrupt request acknowledge algorithms.

When a maskable interrupt request is acknowledged, the contents of program status word (PSW) and program counter (PC) are saved to stacks, in this order. Then, the IE flag is reset (to 0), and the value of the acknowledged interrupt priority specify flag is transferred to the ISP flag. Further, the vector table data determined for each interrupt request is loaded into PC and branched.

Return from the interrupt is possible with the RETI instruction.





Figure 22-13. Interrupt Request Acknowledge Processing Algorithm

xxIF : Interrupt request flag
xxMK: Interrupt mask flag
xxPR: Priority specify flag

IE : Flag to control maskable interrupt request acknowledge


FP: Flag to indicate the priority of interrupt being serviced (0 = an interrupt with higher priority is being serviced, 1 = interrupt request is not acknowledged or an interrupt with lower priority is being serviced)

Figure 22-14. Interrupt Request Acknowledge Timing (Minimum Time)



Remark 1 clock: $\frac{1}{\text{fcpu}}$ (fcpu: CPU clock)

Figure 22-15. Interrupt Request Acknowledge Timing (Maximum Time)



Remark 1 clock: $\frac{1}{f_{CPU}}$ (fcpu: CPU clock)

22.4.3 Software interrupt request acknowledge operation

A software interrupt request is acknowledged by BRK instruction execution. Software interrupt cannot be disabled.

If a software interrupt is acknowledged, the contents of program status word (PSW) and program counter (PC) are saved to stacks, in this order. Then the IE flag is reset (to 0), and the contents of the vector tables (003EH and 003FH) are loaded into PC and branched.

Return from the software interrupt is possible with the RETB instruction.

Caution Do not use the RETI instruction for returning from the software interrupt.

★ 22.4.4 Multiple interrupt servicing

A multiple interrupt consists in acknowledging another interrupt during the execution of the interrupt.

A multiple interrupt is generated only in the interrupt request acknowledge enable state (IE = 1) (except non-maskable interrupt). As soon as an interrupt request is acknowledged, it enters the acknowledge disable state (IE = 0). Therefore, in order to enable a multiple interrupt, it is necessary to set the interrupt enable state by setting the IE flag (1) with the EI instruction during interrupt servicing.

Even in an interrupt enabled state, a multiple interrupt may not be enabled. However, it is controlled according to the interrupt priority. There are two priorities, the default priority and the programmable priority. The multiple interrupt is controlled by the programmable priority control.

If an interrupt request with the same or higher priority than that of the interrupt being serviced is generated, it is acknowledged as a multiple interrupt. In the case of an interrupt with a priority lower than that of the interrupt being processed, it is not acknowledged as a multiple interrupt.

Interrupt request not acknowledged as a multiple interrupt due to interrupt disable or a low priority is reserved and acknowledged following one instruction execution of the main processing after the completion of the interrupt being serviced.

During non-maskable interrupt servicing, multiple interrupts are not enabled.

Table 22-4 shows an interrupt request enabled for multiple interrupt during interrupt servicing, and Figure 22-16 shows multiple interrupt examples.

Table 22-4. Interrupt Request Enabled for Multiple Interrupt during Interrupt Servicing

Multipl	Multiple Interrupt Request		Maskable Interrupt Request			
			××PF	R = 0	××PF	₹ = 1
Interrupt being Serviced		Request	IE = 1	IE = 0	IE = 1	IE = 0
Non-maskable interru	Non-maskable interrupt		D	D	D	D
Maskable interrupt	ISP = 0	E	E	D	D	D
	ISP = 1	E	E	D	E	D
Software interrupt		E	E	D	E	D

Remarks 1. E: Multiple interrupt enable

2. D: Multiple interrupt disable

3. ISP and IE are the flags contained in PSW

ISP = 0: An interrupt with higher priority is being serviced

ISP = 1: An interrupt request is not accepted or an interrupt with lower priority is being serviced

IE = 0 : Interrupt request acknowledge is disabled


IE = 1 : Interrupt request acknowledge is enabled

4. xxPR is a flag contained in PR0L, PR0H, and PRIL

 $\times \times PR = 0$: Higher priority level $\times \times PR = 1$: Lower priority level


Figure 22-16. Multiple Interrupt Example (1/2)

Example 1. Two multiple interrupts generated



During interrupt INTxx servicing, two interrupt requests, INTyy and INTzz are acknowledged, and a multiple interrupt is generated. An EI instruction is issued before each interrupt request acknowledge, and the interrupt request acknowledge enable state is set.

Example 2. Multiple interrupt is not generated by priority control



The interrupt request INTyy generated during interrupt INTxx servicing is not acknowledged because the interrupt priority is lower than that of INTxx, and a multiple interrupt is not generated. INTyy request is retained and acknowledged after execution of 1 instruction execution of the main processing.


PR = 0: Higher priority level

PR = 1 : Lower priority level

IE = 0 : Interrupt request acknowledge disable

Figure 22-16. Multiple Interrupt Example (2/2)

Example 3. A multiple interrupt is not generated because interrupts are not enabled



Because interrupts are not enabled in interrupt INTxx servicing (an EI instruction is not issued), interrupt request INTyy is not acknowledged, and a multiple interrupt is not generated. The INTyy request is reserved and acknowledged after 1 instruction execution of the main processing.

PR = 0 : Higher priority level

IE = 0 : Interrupt request acknowledge disable

22.4.5 Interrupt request reserve


Some instructions may reserve the acknowledge of an instruction request until the completion of the execution of the next instruction even if the interrupt request is generated during the execution. The following shows such instructions (interrupt request reserve instruction).

- MOV PSW, #byte
- · MOV A, PSW
- · MOV PSW, A
- MOV1 PSW.bit, CY
- MOV1 CY, PSW.bit
- AND1 CY, PSW.bit
- OR1 CY, PSW.bit
- XOR1 CY, PSW.bit
- SET1/CLR1 PSW.bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW.bit, \$addr16
- BF PSW.bit, \$addr16
- BTCLR PSW.bit, \$addr16
- EI
- DI
- Manipulate instructions for IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR0L, PR0H, PR1L, INTM0, INTM1 registers

Caution BRK instruction is not an interrupt request reserve instruction described above. However, in a software interrupt started by the execution of BRK instruction, the IE flag is cleared to 0. Therefore, interrupt requests are not acknowledged even when a maskable interrupt request is issued during the execution of the BRK instruction. However, non-maskable interrupt requests are acknowledged.

Figure 22-17 shows the interrupt request hold timing.

Figure 22-17. Interrupt Request Hold



- Remarks 1. Instruction N: Instruction that holds interrupts requests
 - 2. Instruction M: Instructions other than interrupt request pending instruction
 - 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

22.5 Test Functions

In this function, when the watch timer overflows, the corresponding test input flag is set (1), and a standby release signal is generated.


Unlike the interrupt function, vectored processing is not performed.

There is one test input factor as shown in Table 22-5. The basic configuration is shown in Figure 22-18.

Table 22-5. Test Input Factors

	Internal/	
Name	External	
INTWT	Clock timer overflow	Internal

Figure 22-18. Basic Configuration of Test Function



IF : Test input flag
MK: Test mask flag

22.5.1 Registers controlling the test function

The test function is controlled by the following two registers.

- Interrupt request flag register 1L (IF1L)
- Interrupt mask flag register 1L (MK1L)

The names of the test input flag and test mask flag corresponding to the test input signals are listed in Table 22-6.

Table 22-6. Flags Corresponding to Test Input Signals

Test Input Signal Name	Test Input Flag	Test Mask Flag
INTWT	WTIF	WTMK

(1) Interrupt request flag register 1L (IF1L)

It indicates whether a clock timer overflow is detected or not.

It is set by a 1-bit memory manipulation instruction and 8-bit memory manipulation instruction.

It is set to 00H by the RESET signal input.

Figure 22-19. Interrupt Request Flag Register 1L Format




Caution Be sure to set bits 5 and 6 to 0.

(2) Interrupt mask flag register 1L (MK1L)

It is used to set the standby mode enable/disable at the time the standby mode is released by the clock timer. It is set by a 1-bit memory manipulation instruction and 8-bit memory manipulation instruction. It is set to FFH by the $\overline{\text{RESET}}$ signal input.

Figure 22-20. Interrupt Mask Flag Register 1L Format



Caution Be sure to set bits 5 and 6 to 1.

22.5.2 Test input signal acknowledge operation

Internal test signal

If the watch timer overflows, an internal test input signal (INTWT) is generated, by which the WTIF flag is set. At this time, if it is not masked with the interrupt mask flag (WTMK), a standby release signal is generated. The watch function is available by checking the WTIF flag at a shorter cycle than the watch timer overflow cycle.

CHAPTER 23 EXTERNAL DEVICE EXPANSION FUNCTION

23.1 External Device Expansion Functions

The external device expansion functions connect external devices to areas other than RAM and SFR.

External expansion can be executed in all 64 K address space except the internal RAM, SFR, and unusable space.

Because the μ PD78070A and μ 78070AY have no internal ROM, a ROM device should be connected using the external device expansion function.

Unlike the μ PD78078 and 78078Y Subseries, the external device expansion mode is fixed to the separate bus mode. The external device is connected using a separate address bus and data bus. As an external latch circuit is not required, the number of parts can be reduced and the packaging area can be minimized.

For connecting external devices, use the pins described in Table 23-1.

Table 23-1. Pin Functions in External Memory Expansion Mode

Name	Function	Alternate-Function Pin
AD0 to AD7	Data bus	_
A0 to A15	Address bus	_
RD	Read strobe signal	_
WR	Write strobe signal	_
WAIT	Wait signal	P66 ^{Note}

Note When the external wait function is not used, the $\overline{\text{WAIT}}$ pin can be used as a port.

Caution As the external device expansion function is fixed to the separate bus mode, an address strobe signal is not required. However, an address strobe signal is output from the ASTB pin. For the output timing, refer to Figures 23-4 to 23-7.

23.2 External Device Expansion Function Control Register

The external device expansion function is controlled by the memory expansion mode register (MM), memory size switching register (IMS) and external bus type select register (EBTS).

(1) Memory expansion mode register (MM)

MM is a register that specifies the wait count.

MM is set with an 8-bit memory manipulation instruction.

RESET input sets this register to 10H.

Figure 23-1. Memory Expansion Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
MM	0	0	PW1	PW0	0	0	0	0	FFF8H	10H	R/W

PW1	PW0	Wait Control
0	0	No wait
0	1	Wait (one wait state insertion)
1	0	Setting prohibited
1	1	Wait control by external wait pin

Caution Ensure that 0 is set in bits 0 to 3.


(2) Internal memory size switching register (IMS)

Although IMS is a register that specifies the internal high-speed RAM capacity, the memory size of the μ PD78070A and 78070AY cannot be changed.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets this register to C0H.

Figure 23-2. Internal Memory Size Switching Register Format



Caution Do not set IMS with a value other than those used for resetting.


(3) External bus type select register (EBTS)

It sets the external device expansion function operating mode. This register is fixed to the separate bus mode in the μ PD78070A and 78070AY.

It is set by an 8-bit memory manipulation instruction.

RESET signal input sets EBTS to 01H.

Figure 23-3. External Bus Type Select Register Format



Caution Do not set EBTS with a value other than those used for resetting.

23.3 External Device Expansion Function Timing

Timing control signal output pins in the external memory expansion mode are as follows.

(1) RD pin

Read strobe signal output pin. The read strobe signal is output in data accesses and instruction fetches from external memory.

During internal memory access, the read strobe signal is not output (maintains high level).

(2) WR pin

Write strobe signal output pin. The write strobe signal is output in data access to external memory. During internal memory access, the write strobe signal is not output (maintains high level).

(3) WAIT pin (Dual-function: P66)

External wait signal input pin. When the external wait is not used, the $\overline{\text{WAIT}}$ pin can be used as an input/output port.

During internal memory access, the external wait signal is ignored.


(4) AD0 to AD7 and A0 to A15 pins

Address/data signal output pin. Valid signal is output or input during data accesses and instruction fetches from external memory. Also, during internal memory access, this signal changes. (Signal output description is undefined.)


Timing charts are shown in Figures 23-4 to 23-7.

Caution As the external device expansion function is fixed to the separate bus mode, an address strobe signal is not required. However, an address strobe signal is output from ASTB pin. Refer to Figures 23-4 to 23-7.

Figure 23-4. Instruction Fetch from External Memory



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting






Figure 23-5. External Memory Read Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting






Figure 23-6. External Memory Write Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting







Figure 23-7. External Memory Read Modify Write Timing



(b) Wait (PW1, PW0 = 0, 1) setting



(c) External wait (PW1, PW0 = 1, 1) setting




Remark Read modify write timing is generated when the following instructions are executed.

XCH A, !addr16 XCH A, [DE] XCH A, [HL] XCH A, [HL + byte] XCH A, [HL + B] XCH A, [HL + C]MOV1 [HL].bit, CY SET1 [HL].bit CLR1 [HL].bit BTCLR [HL].bit, \$addr16

23.4 Example of Connection with Memory

Figure 23-8 shows an example of the connections between μ PD78070A and external memories. In this application example, a PROM is connected.

Figure 23-8. Example of Connection of $\mu \rm PD78070A$ and Memory



[MEMO]

CHAPTER 24 STANDBY FUNCTION

24.1 Standby Function and Configuration

24.1.1 Standby function

The standby function is designed to decrease power consumption of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. The HALT mode is intended to stop the CPU operation clock. System clock oscillator continues oscillation. In this mode, current consumption cannot be decreased as in the STOP mode. The HALT mode is valid to restart immediately upon interrupt request and to carry out intermittent operations such as watch applications.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the main system clock oscillator stops and the whole system stops. CPU current consumption can be considerably decreased.

Data memory low-voltage hold (down to $V_{DD} = 1.8 \text{ V}$) is possible. Thus, the STOP mode is effective to hold data memory contents with ultra-low current consumption. Because this mode can be cleared upon interrupt request, it enables intermittent operations to be carried out.

However, because a wait time is necessary to secure an oscillation stabilization time after the STOP mode is cleared, select the HALT mode if it is necessary to start processing immediately upon interrupt request.

In any mode, all the contents of the register, flag, and data memory just before standby mode setting are held. The input/output port output latch and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the system operates with the main system clock (subsystem clock oscillation cannot be stopped). The HALT mode can be used with either the main system clock or the subsystem clock.
 - 2. When proceeding to the STOP mode, be sure to stop the peripheral hardware operation and execute the STOP instruction.
 - 3. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: first clear bit 7 (CS) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.

24.1.2 Standby function control register

A wait time after the STOP mode is cleared upon interrupt request till the oscillation stabilizes is controlled with the oscillation stabilization time select register (OSTS).

OSTS is set with an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H. However, it takes 2¹⁷/fx, not 2¹⁸/fx, until the STOP mode is cleared by RESET input.


After Symbol 6 5 4 2 0 Address R/W 3 Reset **OSTS** 0 0 0 0 0 OSTS2 OSTS1 OSTS0 **FFFAH** 04H R/W Selection of Oscillation Stabilization Time when STOP Mode is Released OSTS2 OSTS1 OSTS0 MCS = 1MCS = 0 $2^{12}/f_{xx}$ $2^{12}/f_x$ (819 μ s) 2¹³/f_x (1.64 ms) 0 0 0 $2^{14}/f_{xx}$ 0 2¹⁴/f_x (3.28 ms) 215/fx (6.55 ms) 0 1 $2^{15}/f_{xx}$ 1 0 2¹⁵/f_x (6.55 ms) 2¹⁶/f_x (13.1 ms) $2^{16}/f_{xx}$ 0 1 2¹⁶/f_x (13.1 ms) 2¹⁷/f_x (26.2 ms) 1 $2^{17}/f_{xx}$ 2¹⁷/f_x (26.2 ms) 2¹⁸/f_x (52.4 ms) 1 0 0

Figure 24-1. Oscillation Stabilization Time Select Register Format

Caution The wait time after STOP mode clear does not include the time from STOP mode clear to clock oscillation start (see "a" in the illustration below), whether the STOP mode is cleared by RESET input or by interrupt request generation.

Other than above

Setting prohibited



Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode selection register (OSMS)

4. Figures in parentheses apply to operation with fx = 5.0 MHz.

24.2 Standby Function Operations

24.2.1 HALT mode

(1) HALT mode set and operating status

The HALT mode is set by executing the HALT instruction. It can be set with the main system clock or the subsystem clock. The operating status in the HALT mode is described below.

Table 24-1. HALT Mode Operating Status

HALT mode setting	HALT executio	n during	HAL	T execution during				
	main system c	ock operation	subsystem clock operation					
	With subsystem	Without subsystem	Main system	Main system				
Item	clock ^{Note 1}	Clock ^{Note 2}	clock oscillates	clock stops				
Clock Generator	Both main system a	Both main system and subsystem clocks can be oscillated. Clock supply to the CPU stops.						
CPU	Operation stops.							
Port (output latch)	Status before HAL	T mode setting is h	neld.					
16-bit timer/event counter	Operable.			Operable when watch timer output				
				is used as count clock (with fxT				
				selected as count clock of watch				
				timer).				
8-bit timer/event counter 1 and 2	Operable.			Operable when TI1 or TI2 is				
				selected as count clock.				
8-bit timer/event counter 5 and 6	Operable.			Operable when TI5 or TI6 is				
				selected as count clock.				
Watch timer	Operable when	Operable.		Operable when fxT is selected				
	fxx/27 is selected			as count clock.				
	as count clock.							
Watchdog timer	Operable.		Operation stops	S.				
A/D converter	Operable.			Operation stops.				
D/A converter	Operable.							
Real-time output port	Operable.							
Serial Interface								
When a function other than	Operable.		Operable at external SCK.					
auto transmit/receive is used								
When auto transmit/receive	Operation stops.							
function is used								
External interrupt								
INTP0	Operable when a	clock (fxx/25, fxx/26,	fxx/27) for the	Operation stops.				
	peripheral hardwar	e is selected as sa	mpling clock.					
INTP1 to INTP6	Operable.							
Bus lines in external expansion								
AD0 to AD7	Enters high impeda	ance state.						
A0 to A15	Holds the state be	fore HALT mode is	set.					
ASTB	Outputs low level.							
WR, RD	Outputs high level.							
WAIT	Enters high impeda	ance state.						

Notes 1. Including case when external clock is supplied.

2. Including case when external clock is not supplied.


(2) HALT mode release

The HALT mode can be released with the following four types of sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledge is enabled, vectored interrupt service is carried out. If disabled, the next address instruction is executed.

Figure 24-2. HALT Mode Release by Interrupt Request Generation



- **Remarks 1.** The broken line indicates the case when the interrupt request which has cleared the standby status is acknowledged.
 - 2. Wait time will be as follows:
 - When vectored interrupt service is carried out : 8 to 9 clocks
 - When vectored interrupt service is not carried out: 2 to 3 clocks

(b) Release by non-maskable interrupt request

When a non-maskable interrupt request is generated, the HALT mode is cleared and vectored interrupt service is carried out whether interrupt acknowledge is enabled or disabled.


(c) Release by unmasked test input

When an unmasked test signal is input, the HALT mode is released and the next address instruction of the HALT instruction is executed.

(d) Release by RESET input

When a RESET signal is input, the HALT mode is released. As in the case with normal reset operation, a program is executed after branch to the reset vector address.

Figure 24-3. HALT Mode Release by RESET Input



Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

Table 24-2. Operation after HALT Mode Release

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt	0	0	0	×	Next address instruction execution
request	0	0	1	×	Interrupt service execution
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt service execution
	1	×	×	×	HALT mode hold
Non-maskable interrupt	_	_	×	×	Interrupt service execution
request					
Test input	0	_	×	×	Next address instruction execution
	1	_	×	×	HALT mode hold
RESET input	_	_	×	×	Reset processing

x: Don't care

24.2.2 STOP mode

(1) STOP mode set and operating status

The STOP mode is set by executing the STOP instruction. It can be set only with the main system clock.

- Cautions 1. When the STOP mode is set, the X2 pin is internally connected to V_{DD} via a pull-up resistor to minimize leakage current at the crystal oscillator. Thus, do not use the STOP mode in a system where an external clock is used for the main system clock.
 - 2. Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction. After the wait set using the oscillation stabilization time select register (OSTS), the operating mode is set.

The operating status in the STOP mode is described below.

Table 24-3. STOP Mode Operating Status

STOP mode setting	With subsystem clock	Without subsystem clock				
Item						
Clock Generator	Only main system clock stops oscillation.					
CPU	Operation stops.					
Port (output latch)	Status before STOP mode setting is held.					
16-bit timer/event counter	Operable when watch timer output is used Operation stops.					
	as count clock (fxt is selected as count					
	clock for watch timer).					
8-bit timer/event counter 1 and 2	Operable when TI1 and TI2 are selected for the cour	nt clock.				
8-bit timer/event counter 5 and 6	Operable when TI5 or TI6 are selected for the count	clock.				
Watch timer	Operable when fxT is selected for the count clock.	Operation stops.				
Watchdog timer	Operation stops.					
A/D converter	Operation stops.					
D/A converter	Operable.					
Real-time output port	Operable when external trigger is used or TI1 and TI2 are selected for the 8-bit timer/					
	event counter 1 or 2 count clock.					
Serial Interface						
When a function other than auto	Operable only when externally supplied clock is spec	cified as the serial clock.				
transmit/receive & UART is used						
When auto transmit/receive	Operation stops.					
function & UART is used						
External interrupt						
INTP0	Operation disabled.					
INTP1 to INTP6	Operable.					
Bus lines in external expansion						
AD0 to AD7	Enters high impedance state.					
A0 to A15	Holds the state before STOP mode is set.					
ASTB	Outputs low level.					
WR, RD	Outputs high level.					
WAIT	Enters high impedance state.					


(2) STOP mode release

The STOP mode can be released with the following three types of sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. If interrupt acknowledge is enabled after the lapse of oscillation stabilization time, vectored interrupt service is carried out. If interrupt acknowledge is disabled, the next address instruction is executed.

Figure 24-4. STOP Mode Release by Interrupt Request Generation



Remark The broken line indicates the case when the interrupt request which has cleared the standby status is acknowledged.


(b) Release by unmasked test input

When an unmasked test signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, the instruction at the next address of the STOP instruction is executed.

(c) Release by RESET input

When a RESET signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, reset operation is carried out.

Figure 24-5. Release by STOP Mode RESET Input



Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

Table 24-4. Operation after STOP Mode Release

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt service execution
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt service execution
	1	×	×	×	STOP mode hold
Test input	0	ı	×	×	Next address instruction execution
	1	1	×	×	STOP mode hold
RESET input	_		×	×	Reset processing

×: Don't care

CHAPTER 25 RESET FUNCTION

25.1 Reset Function

The following two operations are available to generate the reset signal.

- (1) External reset input with RESET pin
- (2) Internal reset by watchdog timer overrun time detection

External reset and internal reset have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H by $\overline{\text{RESET}}$ input.

When a low level is input to the RESET pin or the watchdog timer overflows, a reset is applied and each hardware is set to the status as shown in Table 25-1. Each pin has high impedance during reset input or during oscillation stabilization time just after reset clear.

When a high level is input to the RESET input, the reset is cleared and program execution starts after the lapse of oscillation stabilization time ($2^{17}/fx$). The reset applied by watchdog timer overflow is automatically cleared after a reset and program execution starts after the lapse of oscillation stabilization time ($2^{17}/fx$) (see **Figures 25-2** to **25-4**).

- Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin.
 - 2. During reset input, main system clock oscillation remains stopped but subsystem clock oscillation continues.
 - 3. When the STOP mode is cleared by reset, the STOP mode contents are held during reset input. However, the port pin becomes high-impedance.

Reset Control Circuit

Reset Signal

Count Clock

Watchdog Timer

Reset Signal

Interrupt Function

Stop

Figure 25-1. Block Diagram of Reset Function

Figure 25-2. Timing of Reset Input by RESET Input




Figure 25-3. Timing of Reset due to Watchdog Timer Overflow




Figure 25-4. Timing of Reset Input in STOP Mode by RESET Input




Table 25-1. Hardware Status after Reset (1/3)

	Hardware	Status after Reset				
Program counter (PC)Note 1		The contents of reset vector tables (0000H and 0001H) are set.				
Stack pointer (SP)	Undefined					
Program status word (PSW)	Program status word (PSW)					
RAM	Data memory	Undefined ^{Note 2}				
IVAIVI	General register	Undefined ^{Note 2}				
Port (Output latch)	Ports 0 to 3, 7, 9, 10, 12, 13 (P0 to P3, P7, P9, P10, P12, P13)	00H				
	Port 6 (P6)	Undefined				
Port mode register (PM0 to P	M3, PM6, PM7, PM9, PM10, PM12, PM13)	FFH				
Pull-up resistor option registe	Pull-up resistor option register (PUOH, PUOL)					
Processor clock control regist	Processor clock control register (PCC)					
Oscillation mode selection reg	gister (OSMS)	00H				
Memory size switching registe	er (IMS)	C0H				
External bus type selection re	egister (EBTS)	00H				
Memory expansion mode regi	ster (MM)	10H				
Oscillation stabilization time s	elect register (OSTS)	04H				
	Timer register (TM0)	00H				
	Capture/compare register (CR00, CR01)	Undefined				
16-bit timer/event counter	Clock selection register (TCL0)	00H				
ro-bit timer/event counter	Mode control register (TMC0)	00H				
	Capture/compare control register 0 (CRC0)	04H				
	Output control register (TOC0)	00H				
	Timer register (TM1, TM2)	00H				
8-bit timer/event counter	Compare registers (CR10, CR20)	Undefined				
1 and 2	Clock select register (TCL1)	00H				
	Mode control registers (TMC1)	00H				
	Output control register (TOC1)	00H				

Notes 1. During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remains unchanged after reset.

2. If the reset is applied in the standby mode, the status before reset will be held after reset.

Table 25-1. Hardware Status after Reset (2/3)

	Hardware	Status after Reset
8-bit timer/event counters	Timer register (TM5, TM6)	00H
5 and 6	Compare register (CR50, CR60)	00H
	Clock select register (TCL5, TCL6)	00H
	Mode control register (TMC5, TMC6)	00H
Watch timer	Mode control register (TMC2)	00H
	Clock select register (TCL2)	00H
Watchdog timer	Mode register (WDTM)	00H
Serial interface	Clock select register (TCL3)	88H
	Shift registers (SIO0, SIO1)	Undefined
	Mode registers (CSIM0, CSIM1, CSIM2)	00H
	Serial bus interface control register (SBIC)	00H
	Slave address register (SVA)	Undefined
	Automatic data transmit/receive control register (ADTC)	00Н
	Automatic data transmit/receive address pointer (ADTP)	00Н
	Automatic data transmit/receive interval specify register (ADTI)	00Н
	Asynchronous serial interface mode register (ASIM)	00Н
	Asynchronous serial interface status register (ASIS)	00Н
	Baud rate generator control register (BRGC)	00H
	Transmit shift register (TXS) Receive buffer register (RXB)	FFH
	Interrupt timing specify register (SINT)	00H
A/D converter	Mode register (ADM)	01H
	Conversion result register (ADCR)	Undefined
	Input select register (ADIS)	00H
D/A converter	Mode register (DAM)	00H
	Conversion value setting register (DACS0, DACS1)	00Н
Real-time output port	Mode register (RTPM)	00H
	Control register (RTPC)	00H
	Buffer register (RTBL, RTBH)	00H

Table 25-1. Hardware Status after Reset (3/3)

	Hardware				
Interrupt	Request flag register (IF0L, IF0H, IF1L)	00H			
	Mask flag register (MK0L, MK0H, MK1L)	FFH			
	Priority specify flag register (PR0L, PR0H, PR1L)	FFH			
	External interrupt mode register (INTM0, INTM1)	00H			
	Sampling clock select register (SCS)	00H			

[MEMO]

CHAPTER 26 INSTRUCTION SET

This chapter describes each instruction set of the μ PD78070A and 78070AY as list table. For details of its operation and operation code, refer to the separate document **78K/0 Series USER'S MANUAL—Instructions (U12326E)**.

26.1 Legends Used in Operation List

26.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and symbols, #, !, \$ and [] are key words and must be described as they are. Each symbol has the following meaning.

• # : Immediate data specification

· ! : Absolute address specification

• \$: Relative address specification

• []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$, and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 26-1. Operand Identifiers and Description Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7),
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol ^{Note}
sfrp	Special function register symbol (16-bit manipulatable register even addresses only) ^{Note}
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special function register symbols, refer to Table 5-2. Special Function Register List.

26.1.2 Description of "operation" column

A : A register; 8-bit accumulator

X : X register
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register

AX : AX register pair; 16-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair
PC : Program counter
SP : Stack pointer

PSW: Program status word

CY: Carry flag

AC : Auxiliary carry flag

Z : Zero flag

RBS : Register bank select flag
IE : Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

() : Memory contents indicated by address or register contents in parentheses

×H, XL : Higher 8 bits and lower 8 bits of 16-bit register

\(\) : Logical product (AND)\(\) : Logical sum (OR)

∀ : Exclusive logical sum (exclusive OR)

— : Inverted data

addr16: 16-bit immediate data or label

jdisp8 : Signed 8-bit data (displacement value)

26.1.3 Description of "flag operation" column

(Blank): Not affected 0 : Cleared to 0 1 : Set to 1

× : Set/cleared according to the resultR : Previously saved value is restored

26.2 Operation List

Instruction	Mnemonic	Operands	Byte	Clock		Operation		Flag)
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	4 + 2n	_	$r \leftarrow \text{byte}$			
transfer		saddr, #byte	3	6 + 3n	7 + 3n	(saddr) ← byte			
		sfr, #byte	3	_	7 + 3n	sfr ← byte			
		A, r ^{Note 3}	1	2 + n	_	$A \leftarrow r$			
		r, A ^{Note 3}	1	2 + n	_	$r \leftarrow A$			
		A, saddr	2	4 + 2n	5 + 2n	A ← (saddr)			
		saddr, A	2	4 + 2n	5 + 2n	(saddr) ← A			
		A, sfr	2	_	5 + 2n	A ← sfr			
		sfr, A	2		5 + 2n	sfr ← A			
		A, !addr16	3	8 + 3n	9 + 4n	A ← (addr16)			
		!addr16, A	3	8 + 3n	9+3n+m	(addr16) ← A			
		PSW, #byte	3		7 + 3n	PSW ← byte	×	×	×
		A, PSW	2	_	5 + 2n	$A \leftarrow PSW$			
	PSW, A	2	_	5 + 2n	PSW ← A	×	×	×	
		A, [DE]	1	4 + n	5 + 2n	A ← (DE)			
		[DE], A	1	4 + n	5+n+m	(DE) ← A			
		A, [HL]	1	4 + n	5 + 2n	$A \leftarrow (HL)$			
		[HL], A	1	4 + n	5+n+m	(HL) ← A			
		A, [HL + byte]	2	8 + 2n	9 + 3n	A ← (HL + byte)			
		[HL + byte], A	2	8 + 2n	9+n+m	(HL + byte) ← A			
		A, [HL + B]	1	6 + n	7 + 2n	A ← (HL + B)			
		[HL + B], A	1	6 + n	7+n+m	(HL + B) ← A			
		A, [HL + C]	1	6 + n	7 + 2n	A ← (HL + C)			
		[HL + C], A	1	6 + n	7+n+m	(HL + C) ← A			
	XCH	A, r ^{Note 3}	1	2 + n	_	$A \leftrightarrow r$			
		A, saddr	2	4 + 2n	6 + 2n	A ↔ (saddr)			
		A, sfr	2	_	6 + 2n	A ↔ sfr			
		A, !addr16	3	8 + 3n	10+4n+m	A ↔ (addr16)			
		A, [DE]	1	4 + n	6+2n+m	$A \leftrightarrow (DE)$			
		A, [HL]	1	4 + n	6+2n+m	$A \leftrightarrow (HL)$			
		A, [HL + byte]	2	8 + 2n	10+3n+m	$A \leftrightarrow (HL + byte)$			
		A, [HL + B]	2	8 + 2n	10+3n+m	$A \leftrightarrow (HL + B)$			
		A, [HL + C]	2	8 + 2n	10+3n+m	$A \leftrightarrow (HL + C)$			

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

- 2. For instructions that access an area other than the internal high-speed RAM area
- 3. Except when "r = A"

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

- **2.** In indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.
- 3. m indicates wait cycles to be inserted when an external expansion memory area is written to.

Instruction	Mnemonic	Operands	Byte	Clo	ock	Operation		Fla	g
Group				Note 1	Note 2		Z	AC	CCY
16-bit data	MOVW	rp, #word	3	6 + 3n	_	$rp \leftarrow word$			
transfer		saddrp, #word	4	8 + 4n	10 + 4n	$(saddrp) \leftarrow word$			
		sfrp, #word	4	_	10 + 4n	$sfrp \leftarrow word$			
		AX, saddrp	2	6 + 2n	8 + 2n	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	6 + 2n	8 + 2n	(saddrp) ← AX			
		AX, sfrp	2		8 + 2n	$AX \leftarrow sfrp$			
		sfrp, AX	2		8 + 2n	$sfrp \leftarrow AX$			
		AX, rp ^{Note 3}	1	4 + n	_	AX ← rp			
		rp, AX ^{Note 3}	1	4 + n	_	$rp \leftarrow AX$			
		AX, !addr16	3	10 + 3n	12 + 5n	AX ← (addr16)			
		!addr16, AX	3	10 + 3n	12+2m+3n	(addr16) ← AX			
	XCHW	AX, rp ^{Note 3}	1	4 + n	_	$AX \leftrightarrow rp$			
8-bit	ADD	A, #byte	2	4 + 2n	_	A, CY ← A + byte	×	×	×
operation		saddr, #byte	3	6 + 3n	8 + 3n	(saddr), CY ← (saddr) + byte	×	×	×
		A, r ^{Note 4}	2	4 + 2n	_	$A, CY \leftarrow A + r$	×	×	×
		r, A	2	4 + 2n	_	$r, CY \leftarrow r + A$	×	×	×
		A, saddr	2	4 + 2n	5 + 2n	A, CY ← A + (saddr)	×	×	×
		A, !addr16	3	8 + 3n	9 + 4n	A, CY ← A + (addr16)	×	×	×
		A, [HL]	1	4 + n	5 + 2n	A, CY ← A + (HL)	×	×	×
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A + (HL + byte)$	×	×	×
		A, [HL + B]	2	8 + 2n	9 + 3n	A, CY ← A + (HL + B)	×	×	×
		A, [HL + C]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A + (HL + C)$	×	×	×
	ADDC	A, #byte	2	4 + 2n	_	$A, CY \leftarrow A + byte + CY$	×	×	×
		saddr, #byte	3	6 + 3n	8 + 3n	(saddr), CY ← (saddr) + byte + CY	×	×	×
		A, r ^{Note 4}	2	4 + 2n	_	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	4 + 2n	_	$r, CY \leftarrow r + A + CY$	×	×	×
		A, saddr	2	4 + 2n	5 + 2n	A, CY ← A + (saddr) + CY	×	×	×
		A, !addr16	3	8 + 3n	9 + 4n	A, CY ← A + (addr16) + CY	×	×	×
		A, [HL]	1	4 + n	5 + 2n	$A, CY \leftarrow A + (HL) + CY$	×	×	×
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A + (HL + byte) + CY$	×	×	×
		A, [HL + B]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A + (HL + B) + CY$	×	×	×
		A, [HL + C]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A + (HL + C) + CY$	×	×	×

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

- 2. For instructions that access an area other than the internal high-speed RAM area
- 3. Only when rp = BC, DE, or HL
- **4.** Except when "r = A"

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

- 2. n indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.
- **3.** m indicates wait cycles to be inserted when an external expansion memory area is written to.

Instruction	Mnemonic	Operands	Byte	Clo	ock	Operation		Fla	<u> </u>
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUB	A, #byte	2	4 + 2n	_	A, CY ← A – byte	×	×	×
operation		saddr, #byte	3	6 + 3n	8 + 3n	(saddr), CY ← (saddr) – byte	×	×	×
		A, r ^{Note 3}	2	4 + 2n	_	$A, CY \leftarrow A - r$	×	×	×
		r, A	2	4 + 2n	_	$r, CY \leftarrow r - A$	×	×	×
		A, saddr	2	4 + 2n	5 + 2n	A, CY ← A − (saddr)	×	×	×
		A, !addr16	3	8 + 3n	9 + 4n	A, CY ← A − (addr16)	×	×	×
		A, [HL]	1	4 + n	5 + 2n	$A, CY \leftarrow A - (HL)$	×	×	×
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + byte)$	×	×	×
		A, [HL + B]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + B)$	×	×	×
		A, [HL + C]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + C)$	×	×	×
	SUBC	A, #byte	2	4 + 2n	_	$A, CY \leftarrow A - byte - CY$	×	×	×
		saddr, #byte	3	6 + 3n	8 + 3n	$(saddr),CY \leftarrow (saddr) - byte - CY$	×	×	×
		A, r ^{Note 3}	2	4 + 2n	_	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	4 + 2n	_	$r, CY \leftarrow r - A - CY$	×	×	×
		A, saddr	2	4 + 2n	5 + 2n	$A, CY \leftarrow A - (saddr) - CY$	×	×	×
		A, !addr16	3	8 + 3n	9 + 4n	$A, CY \leftarrow A - (addr16) - CY$	×	×	×
		A, [HL]	1	4 + n	5 + 2n	$A, CY \leftarrow A - (HL) - CY$	×	×	×
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + byte) - CY$	×	×	×
		A, [HL + B]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + B) - CY$	×	×	×
		A, [HL + C]	2	8 + 2n	9 + 3n	$A, CY \leftarrow A - (HL + C) - CY$	×	×	×
	AND	A, #byte	2	4 + 2n	_	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	6 + 3n	8 + 3n	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r ^{Note 3}	2	4 + 2n	_	$A \leftarrow A \wedge r$	×		
		r, A	2	4 + 2n	_	$r \leftarrow r \wedge A$	×		
		A, saddr	2	4 + 2n	5 + 2n	$A \leftarrow A \land (saddr)$	×		
		A, !addr16	3	8 + 3n	9 + 4n	A ← A ∧ (addr16)	×		
		A, [HL]	1	4 + n	5 + 2n	$A \leftarrow A \wedge (HL)$	×		
		A, [HL + byte]	2	8 + 2n	9 + 3n	A ← A ∧ (HL + byte)	×		
		A, [HL + B]	2	8 + 2n	9 + 3n	$A \leftarrow A \wedge (HL + B)$	×		
		A, [HL + C]	2	8 + 2n	9 + 3n	A ← A ∧ (HL + C)	×		

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

- 2. For instructions that access an area other than the internal high-speed RAM area
- 3. Except when "r = A"

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

2. In indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.

Instruction	Mnemonic	Operands	Byte	Clo	ock	Operation		Fla	g
Group				Note 1	Note 2		Z	AC	CCY
8-bit	OR	A, #byte	2	4 + 2n	_	$A \leftarrow A \lor byte$	×		
operation		saddr, #byte	3	6 + 3n	8 + 3n	(saddr) ← (saddr) ∀ byte	×		
		A, r ^{Note 3}	2	4 + 2n	_	$A \leftarrow A \lor r$	×		
		r, A	2	4 + 2n	_	$r \leftarrow r \lor A$	×		
		A, saddr	2	4 + 2n	5 + 2n	$A \leftarrow A \lor (saddr)$	×		
		A, !addr16	3	8 + 3n	9 + 4n	$A \leftarrow A \lor (addr16)$	×		
		A, [HL]	1	4 + n	5 + 2n	$A \leftarrow A \lor (HL)$	×		
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A \leftarrow A \lor (HL + byte)$	×		
		A, [HL + B]	2	8 + 2n	9 + 3n	$A \leftarrow A \lor (HL + B)$	×		
		A, [HL + C]	2	8 + 2n	9 + 3n	$A \leftarrow A \lor (HL + C)$	×		
	XOR	A, #byte	2	4 + 2n	_	$A \leftarrow A \forall byte$	×		
		saddr, #byte	3	6 + 3n	8 + 3n	$(saddr) \leftarrow (saddr) \ \forall \ byte$	×		
		A, r ^{Note 3}	2	4 + 2n	_	$A \leftarrow A \forall r$	×		
		r, A	2	4 + 2n	_	$r \leftarrow r \forall A$	×		
		A, saddr	2	4 + 2n	5 + 2n	$A \leftarrow A \forall$ (saddr)	×		
		A, !addr16	3	8 + 3n	9 + 4n	$A \leftarrow A \forall (addr16)$	×		
		A, [HL]	1	4 + n	5 + 2n	$A \leftarrow A \forall (HL)$	×		
		A, [HL + byte]	2	8 + 2n	9 + 3n	$A \leftarrow A \forall (HL + byte)$	×		
		A, [HL + B]	2	8 + 2n	9 + 3n	$A \leftarrow A \forall (HL + B)$	×		
		A, [HL + C]	2	8 + 2n	9 + 3n	$A \leftarrow A \forall (HL + C)$	×		
	CMP	A, #byte	2	4 + 2n	_	A – byte	×	×	×
		saddr, #byte	3	6 + 3n	8 + 3n	(saddr) – byte	×	×	×
		A, r ^{Note 3}	2	4 + 2n	_	A – r	×	×	×
		r, A	2	4 + 2n	_	r – A	×	×	×
		A, saddr	2	4 + 2n	5 + 2n	A – (saddr)	×	×	×
		A, !addr16	3	8 + 3n	9 + 4n	A – (addr16)	×	×	×
		A, [HL]	1	4 + n	5 + 2n	A – (HL)	×	×	×
		A, [HL + byte]	2	8 + 2n	9 + 3n	A – (HL + byte)	×	×	×
		A, [HL + B]	2	8 + 2n	9 + 3n	A – (HL + B)	×	×	×
		A, [HL + C]	2	8 + 2n	9 + 3n	A – (HL + C)	×	×	×

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

- 2. For instructions that access an area other than the internal high-speed RAM area
- **3.** Except when "r = A"

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

2. n indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.

Instruction	Mnemonic	Operands	Byte	Clo	ock	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	6 + 3n	_	$AX, CY \leftarrow AX + word$	×	×	×
operation	SUBW	AX, #word	3	6 + 3n	_	$AX, CY \leftarrow AX - word$	×	×	×
	CMPW	AX, #word	3	6 + 3n	_	AX – word	×	×	×
Multiply	MULU	х	2	16 + 2n	_	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25 + 2n	_	AX (Quotient), C (Remainder) ← AX/C			
Increment	INC	r	1	2 + n	_	r ← r + 1	×	×	
decrement		saddr	2	4 + 2n	6 + 2n	(saddr) ← (saddr) + 1	×	×	
	DEC	r	1	2 + n	_	r ← r − 1	×	×	
		saddr	2	4 + 2n	6 + 2n	(saddr) ← (saddr) − 1	×	×	
	INCW	rp	1	4 + n	_	rp ← rp + 1			
	DECW	rp	1	4 + n	_	rp ← rp − 1			
Rotate	ROR	A, 1	1	2 + n	_	(CY, A7 \leftarrow A0, Am - 1 \leftarrow Am) \times 1 time			×
	ROL	A, 1	1	2 + n	_	$(CY, A0 \leftarrow A7, Am + 1 \leftarrow Am) \times 1 \text{ time}$			×
	RORC	A, 1	1	2 + n	_	$(CY \leftarrow A0, A7 \leftarrow CY, Am - 1 \leftarrow Am) \times 1 \text{ time}$			×
	ROLC	A, 1	1	2 + n	_	$(CY \leftarrow A7, A0 \leftarrow CY, Am + 1 \leftarrow Am) \times 1 \text{ time}$			×
	ROR4	[HL]	2	10 + 2n	12+3n+m	A3 - 0 ← (HL)3 - 0, (HL)7 - 4 ← A3 - 0,			
						(HL)3 - 0 ← (HL)7 - 4			
	ROL4	[HL]	2	10 + 2n	12+3n+m	A3 - 0 ← (HL)7 - 4, (HL)3 - 0 ← A3 - 0,			
						(HL)7 - 4 ← (HL)3 - 0			
BCD	ADJBA		2	4 + 2n	_	Decimal Adjust Accumulator after Addition	×	×	×
adjust	ADJBS		2	4 + 2n	_	Decimal Adjust Accumulator after Subtract	×	×	×
Bit mani-	MOV1	CY, saddr.bit	3	6 + 3n	7 + 3n	$CY \leftarrow (saddr.bit)$			×
pulation		CY, sfr.bit	3	_	7 + 3n	CY ← sfr.bit			×
		CY, A.bit	2	4 + 2n	_	CY ← A.bit			×
		CY, PSW.bit	3	_	7 + 3n	$CY \leftarrow PSW.bit$			×
		CY, [HL].bit	2	6 + 2n	7 + 3n	CY ← (HL).bit			×
		saddr.bit, CY	3	6 + 3n	8 + 3n	(saddr.bit) ← CY			
		sfr.bit, CY	3	_	8 + 3n	sfr.bit ← CY			
		A.bit, CY	2	4 + 2n	_	A.bit ← CY			
		PSW.bit, CY	3		8 + 3n	$PSW.bit \leftarrow CY$	×	×	
		[HL].bit, CY	2	6 + 2n	8+3n+m	(HL).bit ← CY			

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

- 2. For instructions that access an area other than the internal high-speed RAM area
- **Remarks 1.** One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).
 - **2.** In indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.
 - 3. m indicates wait cycles to be inserted when an external expansion memory area is written to.

Instruction	Mnemonic	Operands	Byte	Clock		Operation		Fla	g
Group				Note 1	Note 2		Z	AC	CY
Bit mani-	AND1	CY, saddr.bit	3	6 + 3n	7 + 3n	$CY \leftarrow CY \land (saddr.bit)$			×
pulation		CY, sfr.bit	3		7 + 3n	$CY \leftarrow CY \land sfr.bit$			×
		CY, A.bit	2	4 + 2n	_	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	1	7 + 3n	$CY \leftarrow CY \land PSW.bit$			×
		CY, [HL].bit	2	6 + 2n	7 + 3n	$CY \leftarrow CY \land (HL).bit$			×
	OR1	CY, saddr.bit	3	6 + 3n	7 + 3n	$CY \leftarrow CY \lor (saddr.bit)$			×
		CY, sfr.bit	3	1	7 + 3n	$CY \leftarrow CY \lor sfr.bit$			×
		CY, A.bit	2	4 + 2n	_	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	_	7 + 3n	$CY \leftarrow CY \lor PSW.bit$			×
		CY, [HL].bit	2	6 + 2n	7 + 3n	$CY \leftarrow CY \lor (HL).bit$			×
	XOR1	CY, saddr.bit	3	6 + 3n	7 + 3n	$CY \leftarrow CY \forall (saddr.bit)$			×
		CY, sfr.bit	3	_	7 + 3n	CY ← CY ∀ sfr.bit			×
		CY, A.bit	2	4 + 2n	_	CY ← CY ∀ A.bit			×
		CY, PSW. bit	3		7 + 3n	$CY \leftarrow CY \forall PSW.bit$			×
		CY, [HL].bit	2	6 + 2n	7 + 3n	CY ← CY ∀ (HL).bit			×
	SET1	saddr.bit	2	4 + 2n	6 + 2n	(saddr.bit) ← 1			
		sfr.bit	3	_	8 + 3n	sfr.bit ← 1			
		A.bit	2	4 + 2n	_	A.bit ← 1			
		PSW.bit	2	-	6 + 2n	PSW.bit ← 1	×	×	×
		[HL].bit	2	6 + 2n	8+3n+m	(HL).bit ← 1			
	CLR1	saddr.bit	2	4 + 2n	6 + 2n	(saddr.bit) ← 0			
		sfr.bit	3		8 + 3n	sfr.bit ← 0			
		A.bit	2	4 + 2n	_	A.bit ← 0			
		PSW.bit	2	_	6 + 2n	PSW.bit ← 0	×	×	×
		[HL].bit	2	6 + 2n	8+3n+m	(HL).bit ← 0			
	SET1	CY	1	2 + n	_	CY ← 1			1
	CLR1	CY	1	2 + n	_	CY ← 0			0
	NOT1	CY	1	2 + n	_	$CY \leftarrow \overline{CY}$			×

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

2. For instructions that access an area other than the internal high-speed RAM area

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

- 2. n indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.
- 3. m indicates wait cycles to be inserted when an external expansion memory area is written to.

Instruction	Mnemonic	Operands	Byte	Clo	ock	Operation		Flag	ı
Group				Note 1	Note 2		Z	AC	CY
Call /	CALL	!addr16	3	7 + 3n	_	$(SP-1) \leftarrow (PC+3)H, (SP-2) \leftarrow (PC+3)L,$			
return						PC ← addr16, SP ← SP − 2			
	CALLF	!addr11	2	5 + 2n	_	$(SP-1) \leftarrow (PC+2)H, (SP-2) \leftarrow (PC+2)L,$			
						PC15 - 11 ← 00001, PC10 - 0 ← addr11,			
						SP ← SP – 2			
	CALLT	[addr5]	1	6 + n	_	$(SP-1) \leftarrow (PC+1)H, (SP-2) \leftarrow (PC+1)L,$			
						PCH ← (00000000, addr5 + 1),			
						PCL ← (00000000, addr5),			
						SP ← SP – 2			
	BRK		1	6 + n	_	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+1)H,$			
						$(SP - 3) \leftarrow (PC + 1)L, PCH \leftarrow (003FH),$			
						$PCL \leftarrow (003EH), SP \leftarrow SP - 3, IE \leftarrow 0$			
	RET		1	6 + n	_	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$			
						SP ← SP + 2			
	RETI		1	6 + n	_	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$	R	R	R
						$PSW \leftarrow (SP + 2), SP \leftarrow SP + 3,$			
						NMIS ← 0			
	RETB		1	6 + n	_	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$	R	R	R
						$PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$			
Stack	PUSH	PSW	1	2 + n	_	$(SP-1) \leftarrow PSW, SP \leftarrow SP-1$			
manipulate		rp	1	4 + n	_	$(SP-1) \leftarrow rpH, (SP-2) \leftarrow rpL,$			
						SP ← SP – 2			
	POP	PSW	1	2 + n	_	$PSW \leftarrow (SP),SP \leftarrow SP + 1$	R	R	R
		rp	1	4 + n	_	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$			
						SP ← SP + 2			
	MOVW	SP, #word	4		10 + 4n	$SP \leftarrow word$			
		SP, AX	2		8 + 2n	SP ← AX			
		AX, SP	2	_	8 + 2n	AX ← SP			
Uncondi-	BR	!addr16	3	6 + 3n	_	PC ← addr16			
tional		\$addr16	2	6 + 2n	_	PC ← PC + 2 + jdisp8			
branch		AX	2	8 + 2n	_	PCH ← A, PCL ← X			
Conditional	вс	\$addr16	2	6 + 2n	_	PC ← PC + 2 + jdisp8 if CY = 1			
branch	BNC	\$addr16	2	6 + 2n	_	PC ← PC + 2 + jdisp8 if CY = 0			
	BZ	\$addr16	2	6 + 2n	_	PC ← PC + 2 + jdisp8 if Z = 1			
	BNZ	\$addr16	2	6 + 2n	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

2. For instructions that access an area other than the internal high-speed RAM area

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

2. In indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.

Instruction	Mnemonic	Operands	Byte	Clock		Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Conditional	ВТ	saddr.bit, \$addr16	3	8 + 3n	9 + 3n	PC ← PC + 3 + jdisp8 if(saddr.bit) = 1		
branch		sfr.bit, \$addr16	4	_	11 + 4n	PC ← PC + 4 + jdisp8 if sfr.bit = 1		
		A.bit, \$addr16	3	8 + 3n	_	PC ← PC + 3 + jdisp8 if A.bit = 1		
		PSW.bit, \$addr16	3	_	9 + 3n	PC ← PC + 3 + jdisp8 if PSW.bit = 1		
		[HL].bit, \$addr16	3	10 + 3n	11 + 4n	PC ← PC + 3 + jdisp8 if (HL).bit = 1		
	BF	saddr.bit, \$addr16	4	10 + 4n	11 + 4n	PC ← PC + 4 + jdisp8 if(saddr.bit) = 0		
		sfr.bit, \$addr16	4	_	11 + 4n	PC ← PC + 4 + jdisp8 if sfr.bit = 0		
		A.bit, \$addr16	3	8 + 3n	_	PC ← PC + 3 + jdisp8 if A.bit = 0		
		PSW.bit, \$addr16	4		11 + 4n	PC ← PC + 4 + jdisp8 if PSW. bit = 0		
		[HL].bit, \$addr16	3	10 + 3n	11 + 4n	PC ← PC + 3 + jdisp8 if (HL).bit = 0		
	BTCLR	saddr.bit, \$addr16	4	10 + 4n	12 + 4n	PC ← PC + 4 + jdisp8 if(saddr.bit) = 1		
						then reset(saddr.bit)		
		sfr.bit, \$addr16	4	_	12 + 4n	PC ← PC + 4 + jdisp8 if sfr.bit = 1		
						then reset sfr.bit		
		A.bit, \$addr16	3	8 + 3n	_	PC ← PC + 3 + jdisp8 if A.bit = 1		
						then reset A.bit		
		PSW.bit, \$addr16	4	_	12 + 4n	PC ← PC + 4 + jdisp8 if PSW.bit = 1	×	××
						then reset PSW.bit		
		[HL].bit, \$addr16	3	10 + 3n	12+4n+m	PC ← PC + 3 + jdisp8 if (HL).bit = 1		
						then reset (HL).bit		
	DBNZ	B, \$addr16	2	6 + 2n	_	$B \leftarrow B - 1$, then		
						PC ← PC + 2 + jdisp8 if B ≠ 0		
		C, \$addr16	2	6 + 2n	_	$C \leftarrow C -1$, then		
						$PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$		
		saddr. \$addr16	3	8 + 3n	10 + 3n	(saddr) ← (saddr) – 1, then		
						PC ← PC + 3 + jdisp8 if(saddr) ≠ 0		
CPU	SEL	RBn	2	4 + 2n	_	RBS1, 0 ← n		
control	NOP		1	2 + n	_	No Operation		
	EI		2	_	6 + 2n	IE ← 1 (Enable Interrupt)		
	DI		2	_	6 + 2n	IE ← 0 (Disable Interrupt)		
	HALT		2	6 + 2n	_	Set HALT Mode		
	STOP		2	6 + 2n	_	Set STOP Mode		

Notes 1. For instructions that access the internal high-speed RAM area or perform no data access

2. For instructions that access an area other than the internal high-speed RAM area

Remarks 1. One clock in the "Clock" columns is equal to one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

- **2.** In indicates wait cycles per byte to be inserted when an external expansion memory area is read or fetched from.
- **3.** m indicates wait cycles to be inserted when an external expansion memory area is written to.

26.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand										[HL + byte]			
First Operand	#byte	Α	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR	MOV XCH ADD ADDC SUB SUBC AND OR XOR	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR	MOV XCH ADD ADDC SUB		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP	СМР		CMP	СМР			СМР	CMP			INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except when "r = A"

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
1st Operand								
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
гр	MOVW	MOVWNote						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
First Operand								
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СҮ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call/instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand	AX	!addr16	!addr11	[addr5]	\$addr16
First Operand					
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

[MEMO]

\star APPENDIX A DIFFERENCES BETWEEN μ PD78078, 78075B SUBSERIES, AND μ PD78070A

The major differences between the μ PD78078, 78075B Subseries, and μ PD78070A are shown in Table A-1.

Table A-1. Major Differences between μ PD78078, 78075B Subseries, and μ PD78070A

	Part Number	μPD78078 Subseries	μPD78075B Subseries	μPD78070A		
Item						
Anti-EMI noi	se measure	Not provided	Provided	Not provided		
On-chip I ² C	bus version	Provided	Not provided	Provided		
Supply volta	ge	V _{DD} = 1.8 to 5.5 V		V _{DD} = 2.7 to 5.5 V		
Internal ROM	Λ size	μΡD78076 : 48 Kbytes μΡD78078, 78P078 : 60 Kbytes	μPD78074B : 32 Kbytes μPD78075B : 40 Kbytes	Not provided		
Internal expa	ansion RAM size	1024 bytes	None			
I/O port	Total	88		61		
	CMOS input	2				
	CMOS I/O	78		51		
	N-ch open-drain I/O	8				
Pins withNote 1	Pin with pull-up resistor	86 (78 for μPD78P078)	51			
additional	Medium-voltage pin	8	Not provided			
functions LED direct drive output		16	Not provided	4		
AV _{DD} pin		Provided	Not provided (AV _{REF0} pin functions alternately)	Provided		
External expansion	Bus mode	Selectable from multiplexed bus mode or separate bus mode		Only separate bus mode		
function	Memory expansion mode	Selectable from four types of memory expansion modes		Only full-address mode		
ROM correct	tion function	Provided	Not provided			
Package		•100-pin plastic QFP (Fine pitch) (14 × 14 mm) ^{Note 2} •100-pin plastic LQFP (Fine pitch) (14 × 14 mm) •100-pin plastic QFP (14 × 20 mm) •100-pin ceramic WQFN ^{Note 3}	•100-pin plastic QFP (Fine pitch) (14 × 14 mm) •100-pin plastic LQFP (Fine pitch) (14 × 14 mm) •100-pin plastic QFP (14 × 20 mm)	• 100-pin plastic QFP (Fine pitch) (14 × 14 mm) • 100-pin plastic LQFP (Fine pitch) (14 × 14 mm) ^{Note 4} • 100-pin plastic QFP (14 × 20 mm)		
Electrical sp Recommend	ecifications ed soldering conditions	Refer to separately available Data Sheets.				

Notes 1. The number of I/O ports includes the pins with additional functions.

- 2. Not available in the Y subseries.
- 3. PROM version only.
- 4. Under development.

[MEMO]

APPENDIX B DEVELOPMENT TOOLS

The following development tools are available for the development of systems which employ the μ PD78070A and 78070AY. Figure B-1 shows the configuration example of the tools.

Figure B-1. Development Tool Configuration (1/2)

(1) In-circuit emulator when IE-78K0-NS is used





Figure B-1. Development Tool Configuration (2/2)

(2) In-circuit emulator when IE-78001-R-A is used



Remark The sections indicated with broken lines may differ depending on the developing environment. Refer to **B.2.1 Hardware**.

B.1 Language Processing Software

RA78K/0 (Assembler Package)	This assembler converts a program written in mnemonics into an object code executable with a microcontroller. Further, this assembler is provided with functions capable of automatically creating symbol tables and branch instruction optimization. This assembler should be used together with the separately available device file (DF78078). <caution environment="" pc="" the="" under="" used="" when=""> The assembler package is a DOS-based application but may be used under the Windows environment by using the project manager (included in the assembler package) on Windows. Part number: μS××××RA78K0</caution>
CC78K/0 (C Compiler Package)	This compiler converts a program written in C language into an object code executable with a microcontroller. This compiler should be used together with the separately available assembler package and device file. <caution environment="" pc="" the="" under="" used="" when=""> The C compiler package is a DOS-based application but may be used under the Windows environment by using the project manager (included in the assembler package) on Windows.</caution>
	Part number: μSxxxCC78K0
DF78078 (Device File) ^{Note}	This data provides development tools with peculiar device information. This data file should be used together with the separately available tools (RA78K/0, CC78K/0, SM78K0, ID78K0-NS, and ID78K0). The corresponding operating system and host machine depend on each tool they are to be combined with.
	Part number: μS××××DF78078
CC78K/0-L (C Library Source File)	This is a function source file configurating object library included in C compiler package. This file is necessary when the object library included in C compiler package needs to be modified for customization. Since this is the source file, its working environment does not depend on any particular operating system. Part number: μ S××××CC78K0-L

Note The DF78078 can be used in conjunction with the RA78K/0, CC78K/0, SM78K0, ID78K0-NS, and ID78K0.

Remark ×××× in the part number differs depending on the host machine and OS used.

 $\begin{array}{l} \mu \text{S} \times \times \times \text{ RA78K0} \\ \mu \text{S} \times \times \times \text{ CC78K0} \\ \mu \text{S} \times \times \times \text{ DF78078} \\ \mu \text{S} \times \times \times \times \text{ CC78K0-L} \end{array}$

××××	Host Machine	os	Supply Medium
AA13	PC-9800 series	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HD FD
AB13	IBM PC/AT™ and	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HC FD
BB13	compatibles	English Windows ^{Notes 1, 2}	
3P16	HP9000 series 700™	HP-UX™ (rel. 9.05)	DAT (DDS)
3K13	SPARCstation™	SunOS™ (rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS™ (RISC)	NEWS-OS™ (rel. 6.1)	3.5-inch 2HC FD

Notes 1. Also operates under the DOS environment.

2. Windows NT™ is not supported.

B.2 Debugging Tools

B.2.1 Hardware (1/2)

(1) In-circuit emulator when IE-78K0-NS is used

IE-78K0-NSN	ote	This in-circuit emulator is used to debug hardware and software when an
In-circuit emu	lator	application system using the 78K/0 Series is developed. It supports the
		integrated debugger (ID78K0-NS). This emulator is used in combination
		with a power supply unit, an emulation probe, and an interface adapter that
		connects the emulator with the host machine.
IE-70000-MC		Adapter to supply power from a plug socket with AC100 to 240 V.
Power supply	unit	
IE-70000-98-	IF-C ^{Note}	Adapter necessary when using a PC-9800 series PC (except notebooks)
Interface ada	pter	as the host machine of the IE-78K0-NS.
IE-70000-CD-	- F ^{Note}	PC card and interface cable necessary when using a notebook type PC-
PC card inter	face	9800 series as the host machine of the IE-78K0-NS.
IE-70000-PC-	·IF-C ^{Note}	Adapter necessary when using IBM PC/AT and compatibles as the host
Interface ada	pter	machine of the IE-78K0-NS.
IE-78078-NS-	-EM1 ^{Note}	This board emulates the peripheral hardware peculiar to a device. It is
Emulation box	ard	used in combination with an in-circuit emulator.
NP-100GC		This is a probe to connect an in-circuit emulator and target system.
Emulation pro	bbe	It is for 100-pin plastic QFP (GC-7EA, GC-8EU type).
	TGC-100SDW	This conversion adapter connects the board of the target system created
	conversion adapter	for mounting 100-pin plastic QFP (GC-7EA, GC-8EU type) and the NP-
(refer to Figure B-2)		100GC.
NP-100GF		This probe connects an in-circuit emulator and target system.
Emulation pro	obe	It is for a 100-pin plastic QFP (GF-3BA type).
	EV-9200GF-100	This conversion socket connects the board of the target system created
	conversion socket	for mounting 100-pin plastic QFP (GF-3BA type) and the NP-100GF.
	(refer to Figure B-3)	

Note Under development

Remarks 1. NP-100GC and NP-100GF are the products of Naitou Densei Machidaseisakusho Co., Ltd. Reference: Naitou Densei Machidaseisakusho Co., Ltd. (Tel: (044) 822-3813)

- TGC-100SDW is a product of TOKYO ELETECH Co., Ltd.
 Reference: Daimaru Kogyo, Ltd. Tokyo Electric Components Division (Tel: (03) 3820-7112)
 Osaka Electric Components Division (Tel: (06) 244-6672)
- 3. The TGC-100SDW is sold singly.
- 4. Five EV-9200GF-100s are sold as a set.

B.2.1 Hardware (2/2)

(2) In-circuit emulator when IE-78001-R-A is used

IE-78001-R- <i>F</i>	Note	This in-circuit emulator is used to debug hardware and software when an
In-circuit emulator		application system using the 78K/0 Series is developed. It supports the
		integrated debugger (ID78K0). This emulator is used in combination with
		an emulation probe and an interface adapter that connects the emulator
		with the host machine.
IE-70000-98-		Adapter necessary when using a PC-9800 series PC (except notebooks)
IE-70000-98-	_	as the host machine of the IE-78001-R-A.
Interface ada	pter	
IE-70000-PC	-IF-B or	Adapter necessary when using IBM PC/AT and compatibles as the host
IE-70000-PC	-IF-C ^{Note}	machine of the IE-78001-R-A.
Interface ada	pter	
IE-78000-R-S	SV3	Adapter and cable necessary when using an EWS as the host machine
Interface ada	pter	of the IE-78001-R-A. This cable is connected to the board in the IE-78001-
		R-A. As Ethernet™, 10Base-5 is supported. If the other methods are used,
		a commercially available conversion adapter is necessary.
IE-78078-NS	-EM1 ^{Note}	This board emulates the peripheral hardware peculiar to a device. It is
Emulation bo	ard	used in combination with an in-circuit emulator and emulation probe
		conversion board.
IE-78K0-R-E	X1 ^{Note}	A board necessary to use the IE-78078-NS-EM1 with IE-78001-R-A.
Emulation pro	obe conversion board	
IE-78078-R-E	EM	This board emulates the peripheral hardware peculiar to a device (3.0 to
Emulation bo	ard	5.5 V). It is used in combination with IE-78001-R-A.
EP-78064GC	-R	This is a probe to connect an in-circuit emulator and target system.
Emulation pro	obe	It is for 100-pin plastic QFP (GC-7EA, GC-8EU type).
	TGC-100SDW	This conversion adapters connects the board of the target system created
conversion adapter		for mounting 100-pin plastic QFP (GC-7EA, GC-8EU type) and the EP-
(refer to Figure B-2)		78064GC-R.
EP-78064GF	-R	This probe connects an in-circuit emulator and target system.
Emulation pro	obe	It is for a 100-pin plastic QFP (GF-3BA type).
EV-9200GF-100		This conversion socket connects the board of the target system created
	conversion socket	for mounting 100-pin plastic QFP (GF-3BA type) and the EP-78064GF-R.
	(refer to Figure B-3)	
	1	

Note Under development

 $\textbf{Remarks 1.} \ \ \, \textbf{TGC-100SDW} \ \, \textbf{is a product of TOKYO ELETECH Co.}, \ \, \textbf{Ltd.}$

Reference: Daimaru Kogyo, Ltd. Tokyo Electric Components Division (Tel: (03) 3820-7112)

Osaka Electric Components Division (Tel: (06) 244-6672)

- **2.** The TGC-100SDW is sold singly.
- 3. Five EV-9200GF-100s are sold as a set.

B.2.2 Software (1/2)

SM78K0	This simulator simulates the operation of the target system on the host
System simulator	machine and is used to debug the target system at C source level or
	assembler level.
	The SM78K0 operates in Windows.
	By using the SM78K0, the logic and performance of the application can
	be verified independently of hardware development even if an in-circuit
	emulator is not used, so that the development efficiency can be enhanced
	and software quality can be improved.
	This simulator is used in combination with an optional device file (DF78078).
	Part number: μS××××SM78K0

Remark ×××× in the part number differs depending on the host machine and OS used.

μ S $\times \times \times$ SM78	3K0			
	××××	Host Machine	os	Supply Medium
	AA13	PC-9800 series	Japanese Windows ^{Note}	3.5-inch 2HD FD
	AB13	IBM PC/AT and	Japanese Windows ^{Note}	3.5-inch 2HC FD
	BB13	compatibles	English Windows ^{Note}	


 $\textbf{Note} \quad \text{Windows NT}^{\text{\tiny TM}} \text{ is not supported}.$

B.2.2 Software (2/2)

ID78K0-NS ^{Note}	This is a control program that is used to debug the 78K/0 Series.
Integrated debugger	It uses Windows on a personal computer and OSF/Motif™ on EWS as a
(supporting in-circuit emulator	graphical user interface, and has the appearance and operability conforming
IE-78K0-NS)	to these interfaces. Moreover, debugging functions supporting C language
	are reinforced, and the trace result can be displayed in C language level
	by using a window integrating function that associates the source program,
ID78K0	disassemble display, and memory display with the trace result. In addition,
Integrated debugger	it can enhance the debugging efficiency of a program using a real-time OS
(supporting in-circuit emulator	by incorporating function expansion modules such as a task debugger and
IE-78001-R-A)	system performance analyzer.
	This debugger is used in combination with an optional device file (DF78078).
	Part number: μS××××ID78K0-NS, μS××××ID78K0

Note Under development

 μ S $\times \times \times \times$ ID78K0



Note Windows NT is not supported.

××××	Host Machine	os	Supply Medium
AA13	PC-9800 series	Japanese Windows ^{Note}	3.5-inch 2HD FD
AB13	IBM PC/AT and	Japanese Windows ^{Note}	3.5-inch 2HC FD
BB13	compatibles	English Windows ^{Note}	
3P16	HP9000 series 700	HP-UX (rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS (RISC)	NEWS-OS (rel. 6.1)	3.5-inch 2HC FD

Note Windows NT is not supported.

B.3 Upgrading from In-circuit Emulator for 78K/0 Series to In-circuit Emulator IE-78001-R-A

If you have an older type of in-circuit emulator for 78K/0 Series (IE-78000-R or IE-78000-R-A), your in-circuit emulator can be upgraded to be equivalent to the in-circuit emulator IE-78001-R-A by only exchanging the break board with the IE-78001-R-BK (under development).


Table B-1. Upgrading from In-circuit Emulator for 78K/0 Series to In-circuit Emulator IE-78001-R-A


Your In-circuit Emulator	Modification of the housing of the in-circuit emulator ^{Note}	Required Board
IE-78000-R	Necessary	IE-78001-R-BK
IE-78000-R-A	Unnecessary	


Note To modify the housing of the in-circuit emulator, this in-circuit emulator must be brought to NEC.

Drawing for Conversion Adapter (TGC-100SDW)

Figure B-2. TGC-100SDW Drawing (For Reference Only)







ITEM	MILLIMETERS	INCHES
А	21.55	0.848
В	0.5×24=12	0.020×0.945=0.472
С	0.5	0.020
D	0.5×24=12	0.020×0.945=0.472
E	15.0	0.591
F	21.55	0.848
G	ϕ 3.55	φ0.140
Н	10.9	0.429
1	13.3	0.524
J	15.7	0.618
K	18.1	0.713
L	13.75	0.541
М	0.5×24=12.0	0.020×0.945=0.472
N	1.125±0.3	0.044±0.012
0	1.125±0.2	0.044±0.008
Р	7.5	0.295
Q	10.0	0.394
R	11.3	0.445
S	18.1	0.713
Т	ϕ 5.0	ϕ 0.197
U	5.0	0.197
V	4- <i>\phi</i> 1.3	4-φ0.051

1.8

C 2.0

 ϕ 0.9 ϕ 0.3

0.071

C 0.079 \$\phi\$0.035

 ϕ 0.012

ITEM	MILLIMETERS	INCHES
а	14.45	0.569
b	1.85±0.25	0.073±0.010
С	3.5	0.138
d	2.0	0.079
е	3.9	0.154
f	0.25	0.010
g	φ4.5	φ0.177
h	16.0	0.630
i	1.125±0.3	0.044±0.012
j	0~5°	0.000~0.197°
k	5.9	0.232
- 1	0.8	0.031
m	2.4	0.094
n	2.7	0.106

TGC-100SDW-G1E

Note Product of TOKYO ELETECH Corporation.

Socket Drawing and Recommended Footprint (EV-9200GF-100)


No.1 pin index

Figure B-3. EV-9200GF-100 Drawing (For Reference Only)

EV-9200GF-100-G0

MILLIMETERS	INCHES
24.6	0.969
21	0.827
15	0.591
18.6	0.732
4-C 2	4-C 0.079
0.8	0.031
12.0	0.472
22.6	0.89
25.3	0.996
6.0	0.236
16.6	0.654
19.3	0.76
8.2	0.323
8.0	0.315
2.5	0.098
2.0	0.079
0.35	0.014
φ 2.3	φ0.091
ø1.5	φ0.059
	24.6 21 15 18.6 4-C 2 0.8 12.0 22.6 25.3 6.0 16.6 19.3 8.2 8.0 2.5 2.0 0.35 \$\phi 2.3

Figure B-4. EV-9200GF-100 Recommended Footprint (For Reference Only)



EV-9200GF-100-P1

ITEM	MILLIMETERS	INCHES
Α	26.3	1.035
В	21.6	0.85
С	$0.65 \pm 0.02 \times 29 = 18.85 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 1.142 = 0.742^{+0.002}_{-0.002}$
D	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
Е	15.6	0.614
F	20.3	0.799
G	12 ± 0.05	$0.472^{+0.003}_{-0.002}$
Н	6 ± 0.05	$0.236^{+0.003}_{-0.002}$
I	0.35 ± 0.02	0.014 ^{+0.001}
J	φ2.36 ± 0.03	ϕ 0.093 $^{+0.001}_{-0.002}$
K	φ2.3	φ0.091
L	φ1.57 ± 0.03	φ0.062 ^{+0.001} _{-0.002}

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

[MEMO]

APPENDIX C EMBEDDED SOFTWARE

This section describes the embedded software which are provided for the μ PD78070A and 78070AY to allow users to develop and maintain the application program for these products.

Real-time OS (1/2)

RX78K/0	RX78K/0 is a real-time OS which is based on the μ ITRON specification.		
Real-time OS	Supplied with the RX78K/0 nucleus and a tool to prepare multiple information tables (configurator).		
	When using the RX78K/0, the RA78K/0 assembler package and device file (DF78078) (option)		
	are necessary.		
	<caution environment="" pc="" the="" under="" used="" when=""></caution>		
	The real-time OS is a DOS based application. Use this software in the DOS prompt when		
	running it on Windows.		
	Part number: μS××××RX78013-ΔΔΔΔ		

Caution When purchasing the RX78K/0, fill in the purchase application form in advance, and sign the License Agreement.

 $\textbf{Remark} \quad \times\!\!\times\!\!\times\!\!\times \text{ and } \Delta\Delta\Delta\Delta \text{ in the part number differs depending on the host machine and OS used.}$

 μ S $\times \times \times$ RX78013- $\Delta\Delta\Delta\Delta\Delta$

ΔΔΔΔ	Product Outline	Max. No. for Use in Mass Production
001	Evaluation object	Do not use for mass production.
100K	Mass-production object	100,000
001M		1,000,000
010M		10,000,000
S01	Source program	Source program for mass-production object

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HD FD
AB13	IBM PC/AT and	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HC FD
BB13	compatibles	English Windows ^{Notes 1, 2}	
3P16	HP9000 series 700	HP-UX (rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS (RISC)	NEWS-OS (rel. 6.1)	3.5-inch 2HC FD

Notes 1. This operates under the DOS environment, too.

2. Windows NT is not supported.

Real-time OS (2/2)

MX78K0 OS	MX78K/0 is an OS for subsets based on the μ ITRON specification. Supplied with the MX78K0 nucleus. This OS manages tasks, events, and time. In task management operation, it controls the execution orders of tasks, and switches processing to the task to be executed next. <caution environment="" pc="" the="" under="" used="" when=""> The MX78K0 is a DOS based application. Use this software in the DOS prompt when running it on Windows.</caution>		
	Part number: μ S××××MX78K0- $\Delta\Delta\Delta$		

 $\textbf{Remark} \quad \times\!\!\times\!\!\times\!\!\times \text{ and } \Delta\Delta\Delta \text{ in the part number differs depending on the host machine and OS used.}$

μS <u>××××</u> MX78	Κ0- <u>ΔΔΔ</u>			
	ΔΔΔ	Product outline	Max. No. for Use	in Mass Production
	001	Evaluation object	Use for preproduction.	
	××	Mass-production object	ect Use for mass-production.	
	S01	Source program Available only when purchasing mass-production object.		· ·
		Host Machine	OS	Supply Medium

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HD FD
AB13	IBM PC/AT and	Japanese Windows ^{Notes 1, 2}	3.5-inch 2HC FD
BB13	compatibles	English Windows ^{Notes 1, 2}	
3P16	HP9000 series 700	HP-UX (rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS (RISC)	NEWS-OS (rel. 6.1)	3.5-inch 2HC FD

Notes 1. Also operates under the DOS environment.

2. Windows NT is not supported.

APPENDIX D REGISTER INDEX

D.1 Register Name Index

```
[A]
  A/D conversion result register (ADCR) ... 271
  A/D converter input select register (ADIS) ... 275
  A/D converter mode register (ADM) ... 273
  Asynchronous serial interface mode register (ASIM) ... 442
  Asynchronous serial interface status register (ASIS) ... 444
  Automatic data transmit/receive address pointer (ADTP) ... 397
  Automatic data transmit/receive interval specify register (ADTI) ... 401
  Automatic data transmit/receive control register (ADTC) ... 400
[B]
  Baud rate generator control register (BRGC) ... 445
[C]
  Capture/compare control register 0 (CRC0) ... 167
  Capture/compare register 00 (CR00) ... 162
  Capture/compare register 01 (CR01) ... 162
  Compare register 10 (CR10) ... 204
  Compare register 20 (CR20) ... 204
  Compare register 50 (CR50) ... 227
  Compare register 60 (CR60) ... 227
[D]
  D/A conversion value set register 0 (DACS0) ... 289
  D/A conversion value set register 1 (DACS1) ... 289
  D/A converter mode register (DAM) ... 290
[E]
  8-bit timer mode control register 1 (TMC1) ... 207
  8-bit timer mode control register 5 (TMC5) ... 230
  8-bit timer mode control register 6 (TMC6) ... 231
  8-bit timer output control register (TOC1) ... 208
  8-bit timer register 1 (TM1) ... 204
  8-bit timer register 2 (TM2) ... 204
  8-bit timer register 5 (TM5) ... 227
  8-bit timer register 6 (TM6) ... 227
  External bus type select register (EBTS) ... 507
  External interrupt mode register 0 (INTM0) ... 170, 488
```

External interrupt mode register 1 (INTM1) ... 276, 488

[1] Internal memory size switching register (IMS) ... 506 Interrupt mask flag register 0H (MK0H) ... 486 Interrupt mask flag register 0L (MK0L) ... 486 Interrupt mask flag register 1L (MK1L) ... 486, 504 Interrupt request flag register 0H (IF0H) ... 485 Interrupt request flag register 0L (IF0L) ... 485 Interrupt request flag register 1L (IF1L) ... 485, 504 Interrupt timing specify register (SINT) ... 306, 358 [M] Memory expansion mode register (MM) ... 506 [0] Oscillation mode selection register (OSMS) ... 144 Oscillation stabilization time select register (OSTS) ... 516 [P] Port 0 (P0) ... 116 Port 1 (P1) ... 118 Port 2 (P2) ... 119, 121 Port 3 (P3) ... 123 Port 6 (P6) ... 124 Port 7 (P7) ... 126 Port 9 (P9) ... 128 Port 10 (P10) ... 130 Port 12 (P12) ... 132 Port 13 (P13) ... 133 Port mode register 0 (PM0) ... 134 Port mode register 1 (PM1) ... 134 Port mode register 2 (PM2) ... 134 Port mode register 3 (PM3) ... 134, 169, 209, 263, 268 Port mode register 6 (PM6) ... 134 Port mode register 7 (PM7) ... 134 Port mode register 9 (PM9) ... 134 Port mode register 10 (PM10) ... 134, 232 Port mode register 12 (PM12) ... 134, 477 Port mode register 13 (PM13) ... 134 Priority specify flag register 0H (PR0H) ... 487 Priority specify flag register 0L (PR0L) ... 487 Priority specify flag register 1L (PR1L) ... 487 Processor clock control register (PCC) ... 141 Pull-up resistor option register H (PUOH) ... 137

Pull-up resistor option register L (PUOL) ... 137

[R] Real-time output buffer register H (RTBH) ... 476 Real-time output buffer register L (RTBL) ... 476 Real-time output port control register (RTPC) ... 478 Real-time output port mode register (RTPM) ... 477 Receive buffer register (RXB) ... 440 Receive shift register (RXS) ... 440 [S] Sampling clock select register (SCS) ... 171, 490 Serial bus interface control register (SBIC) ... 304, 356 Serial I/O shift register 0 (SIO0) ... 298, 350 Serial I/O shift register 1 (SIO1) ... 397 Serial operating mode register 0 (CSIM0) ... 302, 354 Serial operating mode register 1 (CSIM1) ... 399 Serial operating mode register 2 (CSIM2) ... 441 16-bit timer mode control register (TMC0) ... 166 16-bit timer output control register (TOC0) ... 168 16-bit timer register (TM0) ... 163 16-bit timer register (TMS) ... 204 Slave address register (SVA) ... 298, 350 Successive approximation register (SAR) ... 271 [T] Timer clock select register 0 (TCL0) ... 164, 261 Timer clock select register 1 (TCL1) ... 205 Timer clock select register 2 (TCL2) ... 247, 254, 266 Timer clock select register 3 (TCL3) ... 300, 353, 398 Timer clock select register 5 (TCL5) ... 228 Timer clock select register 6 (TCL6) ... 229 Transmit shift register (TXS) ... 440 [W] Watchdog timer mode register (WDTM) ... 256 Watch timer mode control register (TMC2) ... 249

D.2 Register Symbol Index

```
[A]
  ADCR: A/D conversion result register ... 271
  ADIS: A/D converter input select register ... 275
  ADM: A/D converter mode register ... 273
  ADTC: Automatic data transmit/receive control register ... 400
  ADTI: Automatic data transmit/receive interval specify register ... 401
  ADTP: Automatic data transmit/receive address pointer ... 397
  ASIM: Asynchronous serial interface mode register ... 442
  ASIS: Asynchronous serial interface status register ... 444
[B]
  BRGC: Baud rate generator control register ... 445
[C]
  CR00: Capture/compare register 00 ... 162
  CR01: Capture/compare register 01 ... 162
  CR10: Compare register 10 ... 204
  CR20: Compare register 20 ... 204
  CR50: Compare register 50 ... 227
  CR60: Compare register 60 ... 227
  CRC0: Capture/compare control register 0 ... 167
  CSIM0: Serial operating mode register 0 ... 302, 354
  CSIM1: Serial operating mode register 1 ... 399
  CSIM2: Serial operating mode register 2 ... 441
[D]
  DACS0: D/A conversion value set register 0 ... 289
  DACS1: D/A conversion value set register 1 ... 289
  DAM: D/A converter mode register ... 290
[E]
  EBTS: External bus type select register ... 507
[1]
  IF0H: Interrupt request flag register 0H ... 485
  IF0L: Interrupt request flag register 0L ... 485
  IF1L: Interrupt request flag register 1L ... 485, 504
  IMS: Internal memory size switching register ... 506
  INTM0: External interrupt mode register 0 ... 170, 488
  INTM1: External interrupt mode register 1 ... 276, 488
```

```
MK0H: Interrupt mask flag register 0H ... 486
  MK0L: Interrupt mask flag register 0L ... 486
  MK1L: Interrupt mask flag register 1L ... 486, 504
  MM: Memory expansion mode register ... 506
[0]
  OSMS: Oscillation mode selection register ... 144
  OSTS: Oscillation stabilization time select register ... 516
[P]
  P0: Port 0 ... 116
  P1: Port 1 ... 118
  P2: Port 2 ... 119, 121
  P3: Port 3 ... 123
  P6: Port 6 ... 124
  P7: Port 7 ... 126
  P9: Port 9 ... 128
  P10: Port 10 ... 130
  P12: Port 12 ... 132
  P13: Port 13 ... 133
  PCC: Processor clock control register ... 141
  PM0: Port mode register 0 ... 134
  PM1: Port mode register 1 ... 134
  PM2: Port mode register 2 ... 134
  PM3: Port mode register 3 ... 134, 169, 209, 263, 268
  PM6: Port mode register 6 ... 134
  PM7: Port mode register 7 ... 134
  PM9: Port mode register 9 ... 134
  PM10: Port mode register 10 ... 134, 232
  PM12: Port mode register 12 ... 134, 477
  PM13: Port mode register 13 ... 134
  PR0H: Priority specify flag register 0H ... 487
  PR0L: Priority specify flag register 0L ... 487
  PR1L: Priority specify flag register 1L ... 487
  PUOH: Pull-up resistor option register H ... 137
  PUOL: Pull-up resistor option register L ... 137
```

[M]

[R]	
R	TBH: Real-time output buffer register H 476
R	TBL: Real-time output buffer register L 476
R	TPC: Real-time output port control register 478
R	TPM: Real-time output port mode register 477
R	XB: Receive buffer register 440
R	XS: Receive shift register 440
[S]	
	AR: Successive approximation register 271
	BIC: Serial bus interface control register 304, 356
	CS: Sampling clock select register 171, 490
	INT: Interrupt timing specify register 306, 358
	IO0: Serial I/O shift register 0 298, 350
	IO1: Serial I/O shift register 1 397
	VA: Slave address register 298, 350
	3 to 1 to
[T]	
T	CL0: Timer clock select register 0 164, 261
T	CL1: Timer clock select register 1 205
T	CL2: Timer clock select register 2 247, 254, 266
Т	CL3: Timer clock select register 3 300, 353, 398
Т	CL5: Timer clock select register 5 228
Т	CL6: Timer clock select register 6 229
Т	M0: 16-bit timer register 163
Т	M1: 8-bit timer register 1 204
Т	M2: 8-bit timer register 2 204
Т	M5: 8-bit timer register 5 227
Т	M6: 8-bit timer register 6 227
Т	MC0: 16-bit timer mode control register 166
Т	MC1: 8-bit timer mode control register 1 207
Т	MC2: Watch timer mode control register 249
Т	MC5: 8-bit timer mode control register 5 230
Т	MC6: 8-bit timer mode control register 6 231
Т	MS: 16-bit timer register 204
T	OC0: 16-bit timer output control register 168
T	OC1: 8-bit timer output control register 208
T.	XS: Transmit shift register 440
r\A/1	
[W] \^	/DTM: Watchdog timer mode register 256
۷۱	/DTM: Watchdog timer mode register 256

APPENDIX E REVISION HISTORY

The revision history is shown below. The revised chapters are those of each edition.

Edition	Major Revisions from Previous Edition	Revised Chapters	
2nd	μ PD78070A, 78070AY : Under development \rightarrow Developed μ PD78070AGC-8EU, 78070AYGC-8EU were added as applied devices	Throughout	
	Recommended connection of unused P07/XT1 pin was modified Connect to V _{DD} or V _{SS} → Connect to V _{DD}	CHAPTER 3 PIN FUNCTION, (µPD78070A) CHAPTER 4 PIN FUNCTION (µPD78070AY)	
	Block diagrams of ports were modified. Figure 6-5. Block Diagram of P20, P21, P23 to P26, Figure 6-6. Block Diagram of P22 and P27, Figure 6-7. Block Diagram of P20, P21, P23 to P26, Figure 6-8. Block Diagram of P22 and P27, Figure 6-9. Block Diagram of P30 to P37, Figure 6-13. Block Diagram of P71 and P72, and Figure 6-16. Block Diagram of P100 and P101	CHAPTER 6 PORT FUNCTIONS	
	Table 7-2. Relationship between CPU Clock and Minimum Instruction Execution Time was added	CHAPTER 7 CLOCK GENERATOR	
	The generation conditions of 16-bit timer event counter interrupt requests were modified	CHAPTER 8 16-BIT TIMER/EVENT COUNTER	
	Restrictions (except for the OSPT flags) were added to the cautions on forbidding to set the 16-bit timer output control register when the timer is operating		
	Cautions on switching the operating mode of serial interface channel 0 were added	CHAPTER 17 SERIAL INTERFACE CHANNEL 0 (µPD78070A), CHAPTER 18 SERIAL INTERFACE CHANNEL 0 (µPD78070AY)	
	Conditions of clearing the busy mode of serial interface channel 0 (in SBI mode) were modified	CHAPTER 17 SERIAL INTERFACE	
	Cautions on false acknowledgments of bus release signal (REL), command signal (CMD) depending on the bus line change timing were added	CHANNEL 0 (μΡD78070A)	
	Cautions on serial I/O shift register 0 (SIO0) were added	CHAPTER 18 SERIAL INTERFACE CHANNEL 0 (μPD78070AY)	
	Slave wait release (Slave reception) was added in cautions on use of I ² C bus mode		
	Restrictions in I ² C bus mode was added		
	SCK0/SCL/P27 pin output manipulation was modified		
	Caution was added in Figure 19-5. Automatic Data Transmit /Receive Internal Specify Register Format	CHAPTER 19 SERIAL INTERFACE CHANNEL 1	
	The interrupt requests (INTSR and INTSER) generation conditions and timing at a receive error ware modified.	CHAPTER 20 SERIAL INTERFACE CHANNEL 2	
	Restrictions on using UART mode was added	OHAMMEL Z	

APPENDIX E REVISION HISTORY

Edition	Major Revisions from Previous Edition	Revised Chapters
2nd	APPENDIX A DIFFERENCES BETWEEN μ PD78078, 78075B, SUBSERIES AND μ PD78070A was added	APPENDIX A DIFFERENCES BETWEEN μPD78078, 78075B, SUBSERIES AND μPD78070A
	APPENDIX B DEVELOPMENT TOOLS Revisions throughout: support of the in-circuit emulator IE-78K0-NS, etc.	APPENDIX B DEVELOPMENT TOOLS
	APPENDIX C EMBEDDED SOFTWARE Revisions throughout: fuzzy inference development support system was deleted, etc.	APPENDIX C EMBEDDED SOFTWARE



Facsimile Message

Organization

From:	Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and			
Name		precautions we've taken, you may encounterproblems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.		
Company				
Tel.	FAX			
Address				
		Thank you for yo	ur kind support.	
North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583		
Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Corporation Semiconductor Solution Engineering Division Technical Information Support Dept. Fax: 044-548-7900		
South America NEC do Brasil S.A. Fax: +55-11-6465-6829	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-719-5951	rax. 044-546-7900		
would like to report the follo	wing error/make the following s	suggestion:		
Document title:				
Document number:		Page number:		
f possible, please fax the ref	erenced page or drawing.			
Document Rating	Excellent Good	Acceptable	Poor	
Clarity				
Technical Accuracy				