

Preliminary Data

December 1992


DESCRIPTION

The SSI 78P2362 is a line interface transceiver IC intended for 34.368 Mbit/s applications. The receiver has a very wide dynamic range and is designed to accept HDB3 encoded Alternate-Mark Inversion (AMI) inputs; it provides clock, positive data, negative data, and low-level signal detector logical outputs. The transmitter converts clock and data input signals into AMI pulses of the appropriate shape for transmission. The SSI 78P2362 requires a single 5-volt supply and is available in DIP and surface mount packages.


FEATURES

- Single chip transmit and receive interface for E3 (34.368 Mbit/s) applications
- Unique clock recovery circuit, requires no crystals, tuned components or external clock
- Standard CMOS level unipolar POS and NEG data and CLK ports
- Compliant with CCITT recommendation G.703 and G.823
- Low-level input signal indication
- Available in DIP or surface mount packages
- -40°C to +85°C operating range
- Pin-compatible with SSI 78P236 and 78P2361

BLOCK DIAGRAM



PIN DIAGRAM



CAUTION: Use handling procedures necessary for a static sensitive component.

_

5-45

1292 - rev.

FUNCTIONAL DESCRIPTION

The SSI 78P2362 is a single chip line interface IC designed to work with 34.368 Mbit/s E3 signals. The receiver recovers 34.368 MHz clock, positive data and negative data from an Alternate Mark Inversion (AMI) signal which has travelled a maximum of 450 feet from a crosspoint over 75Ω coaxial cable (cable type WECO 728A, RG-59B or equivalent). The wide dynamic range of SSI 78P2362 allows for additional resistive attenuation. The input E3 signal must be HDB3 coded.

The transmitter accepts CMOS level logical clock, positive data and negative data and converts them to the AMI signal to drive a 75 Ω coaxial cable. The transmitted signal meets the requirements of the CCITT G.703 recommendations. The SSI78P2362 is designed to work with HDB3 coded signal. The HDB3 encoding and decoding functions are normally included in the E3 framer ICs or can easily be implemented in a PAL.

RECEIVER

The receiver input is normally transformer-coupled to the E3 signal. The inputs to the IC are internally referenced to RVCC so that when no transformer is used, a DC blocking capacitor of 0.01 μ F should be used to isolate these pins from the E3 signal. Since the input impedance of the SSI 78P2362 is high, the E3 line must be terminated in 75 Ω . The input signal to the SSI 78P2362 must be limited to a maximum of three consecutive zeros using a coding scheme such as HDB3.

The E3 signal is input to a variable gain differential amplifier whose output is maintained at a constant voltage level regardless of the input voltage level. The gain of this amplifier is adjusted by detecting the peak of the signal and comparing it to a fixed reference.

The output of the variable gain amplifier is compared to a threshold value which is a fixed percentage of the signal peak. In this way, even though the input signal amplitude may fall below the minimum value that can be regulated by the variable gain circuit, the proper detection threshold is maintained.

Output of the data comparators are connected to the clock recovery circuits. The clock recovery system employs a unique phase locked loop which has an auxiliary frequency-sensitive acquisition loop which is active only when cycle-slipping occurs between the received signal rate and the internal oscillator.

This system permits the loop to independently lock to the frequency and phase of the incoming data stream without the need for high precision and/or adjustable oscillator or tuned circuits.

The response characteristic for the phase locked loop is established by external filter components, RLF1, RLF2 and CLF1. The values of these components are specified such that the bandwidth of the phase locked loop is greater than 200 kHz.

The jitter tolerance of the SSI 78P236 meets the requirements of CCITT G.823. The jitter transfer function of the SSI 78P2362 should be maximally flat so the IC doesn't add any jitter to the system.

Figure 2 shows the recovered clock (RCLK), positive data (RPOS) and negative data (RNEG) signals timing. The data is valid on the rising edge of the clock. The minimum setup and hold times allow easy interface to many E3 framer circuits. These signals are CMOS-level outputs.

Should the input signal fall below a minimum value, the LOWSIG pin goes active low. A time delay is provided before this output is active so the transient interruptions do not needlessly cause the indication.

TRANSMITTER


The transmitter accepts unipolar CMOS level logical clock, positive data and negative data signals (TCLK, TPOS, TNEG) and generates high current drive pulses on the LOUT+ and LOUT- pins. When properly connected to a center tapped transformer, an AMI pulse is generated which can drive a 75Ω coaxial cable (type WE728A or RG59B).

Figure 3 shows the timing for the transmitter logic signals. The output pulse width is internally set and is not sensitive to input clock (TCLK) pulse width.

The LBO pin should be set LOW. The OPT1 pin should be set LOW.

The OPT2 pin should be set HIGH for normal operation. Setting the OPT2 pin to LOW disables the transmitter circuity and reduces the power consumption of the IC by 125 mW.

5



PIN DESCRIPTION

RECEIVER

NAME	TYPE	DESCRIPTION
LIN+, LIN-	I	Differential inputs, transformer-coupled from line.
RPOS	0	Unipolar receiver output, active as result of positive pulse at inputs.
RNEG	0	Unipolar receiver output, active as result of negative pulse at inputs.
RCLK	0	Clock pulses recovered from line data.
LOWSIG	0	Low signal logic output indicating that input signal is less than threshold value.

TRANSMITTER

TPOS	l	Unipolar transmitter data input, active high.				
TNEG	1	Unipolar transmitter data input, active high.				
TCLK	ı	Transmitter clock input, active high.				
LOUT+	0	Output to transformer for positive data pulses.				
LOUT-	0	Output to transformer for negative data pulses.				
LBO	1	Line buildout control. Attenuates output pulses. Should be tied low for normal CEPT E3 applications.				
OPT1	ı	Transmit option 1. Selects faster output pulse transition time and higher amplitude. Should be tied low for normal CEPT E3 applications.				
OPT2	ı	Transmit option 2. Disables output driver and reduces output bias current when low.				

EXTERNAL COMPONENT CONNECTION

RFO	I	Resistor connected to RGND to provide basic center frequency of receiver phase locked loop oscillator.
LF1, LF2	<u>-</u>	Resistor-capacitor loop filter network to establish bandwidth of phase locked loop.

POWER

TVcc	-	5V power supply for transmit circuits.
RVcc	-	5V power supply for receive circuits.
DVcc	-	5V power supply for receive logic circuits.
TGND	-	Ground return for transmit circuits.
RGND	-	Ground return for receive circuits.
DGND	-	Ground return for receive logic circuits.
NCR, NCT NCD1	-	No connect. These pins are not connected to the chip. They should be tied to the appropriate ground pin (see figure 1) to minimize pin-to-pin coupling capacitance.
NCD2	-	No connect. This pin is not connected.

ELECTRICAL SPECIFICATIONS

 $(TA = -40 ^{\circ}C \text{ to } 85 ^{\circ}C, Vcc = 5V \pm 5\%, unless otherwise noted.)$ Currents flowing into the chip are positive. Current maximums are currents with the largest absolute value. Operation above absolute maximum ratings may permanently damage the device.

ABSOULUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Positive 5.0V supply: TVcc, RVcc, DVcc	6.0	V
Storage Temperature	-65 to 150	°C
Soldering Temperature (10 sec.)	260	°C
Ambient Operating Temperature, TA	-40 to +85	°C
Pin Ratings:		
LIN+, LIN-, TPOS, TNEG, TCLK, LOUT+, LOUT-, LBO, RFO, LF2, LF1, OPT1, OPT2 Pins	-0.3 to Vcc +0.3	V
Pin Ratings:		
RPOS, RNEG, RCLK, LOWSIG Pins	-0.3 to Vcc +0.3	V
	or +12	mA

SUPPLY CURRENTS AND POWER

PARA	METER	CONDITIONS	MIN	МОМ	MAX	UNIT
ICC	Supply Current	Outputs Unloaded, normal operation, transmit and receive all 1's pattern		142	174	mA
Р	Power Dissipation	Outputs unloaded, TA = 85°C			0.93	w

EXTERNAL COMPONENTS (Refer to Figure 1 for location of components.)

RFO	Loop center frequency resistor	1% tolerance	6.81		kΩ
RLF1	Loop filter resistor	1%	20		kΩ
RLF2	Loop filter resistor	1%	100		kΩ
CLF1	Loop filter capacitor	5%	0.22		μF
RTR	Receive termination resistor	1%	75		Ω
СТТ	Transmit termination capacitor	5%		20	pF

ELECTRICAL SPECIFICATIONS (Continued)

DIGITAL INPUTS AND OUTPUTS

(CMOS-compatible pins: TOWSIG, RPOS, RNEG, RCLK, TPOS, TNEG, TCLK, LBO, OPT1.) Currents flowing into the chip are positive. Current maximums are currents with the largest absolute value.

PARAM	METER	CONDITIONS	MIN	NOM	MAX	UNIT
VIL	Input low voltage		-0.3		1.5	V
VIH	Input high voltage		3.5		Vcc +0.3	V
IIL	Input low current	VIL = 1.5V	-5.0		5.0	μА
IIH	Input high current	VIH = 3.5V	-5.0		5.0	μА
VOL	Output low voltage	IOL = 0.1 mA			1.0	٧
VOH	Output high voltage	IOH = -0.1 mA	4.0			٧

OPT2 CHARACTERISTICS

V	'IL	Input low voltage	IIL = 0.4 mA		0.5	٧
V	'IH	Input high voltage		2.0		٧

RECEIVER

All of the measurements for the receiver are made with the following conditions unless otherwise stated:

- 1. The input signal is transformer coupled as shown in Figure 1.
- 2. RFO = $6.81 \text{ k}\Omega$
- 3. The circuit is connected as in Figure 1.
- 4. The maximum cable length (type 728-A or RG-59B) to DSX-3 point is 450 ft.

VIN	Input signal voltage	Input AC-Coupled	±0.045		±1.20	Vpk
RIN	Input Resistance	Input at chip's common mode voltage	15	20	30	kΩ
VDTH	Receive data detection threshold	Relative to peak amplitude for 17.18 MHz sinusoidal input		50		%
VLOW	Receive data low signal threshold	Relative to peak amplitude for 17.18 MHz sinusoidal input		±55		mV
VLOWT	Receive data low signal delay	Relative to peak amplitude for 17.18 MHz sinusoidal input		1.5		μs
TRCF	Receive clock period			29.1		ns
TRC	Receive clock pulse width			16.58		ns
TRCPT	Receive clock positive transition time	C _L = 15 pF		4.5	6	ns
TRCNT	Receive clock negative transition time	CL = 15 pF		4.5	6	ns

RECEIVER (continued)

PARAME	TER	CONDITIONS	MIN	NOM	MAX	UNIT
TRDP TRDN	Positive or negative receive data pulse width			29.1		ns
TRDPS TRDNS	Receive data set-up time		5	14.55	17.83	ns
TRDPH TRDNH	Receive data hold time		5	14.55	17.83	ns
	Receive input jitter tolerance	sine, 10 kHz	±2.18			ns
	high frequency	to 800 kHz	0.1			UIPP
	Receive input jitter tolerance	sine, 100 Hz to 1.0 kHz	±21.83			ns
	low frequency		10			UIPP
KD	Clock Recovery Phase Detector Gain	All 1's data pattern KD = .418/RFO	56	62	68	μ A /Rad
ко	Clock Recovery Phase Locked Oscillator Gain		12	14.5	17	Mrad/ secVolt

TRANSMITTER

All of the measurements for the transmitter are made with the following conditions unless otherwise stated:

- Transmit pulse characteristics are obtained using a line transformer which has the characteristics TBD.
- 2. The circuit is connected as in Figure 1.

PARAMI	ETER	CONDITIONS	MIN	МОМ	MAX	UNIT
TTCF	Transmit clock repetition period			29.1		ns
TTC	Transmit clock pulse width		12.36	14.55	16.73	ns
TTCNT	Transmit clock negative transition time			4.5	6	ns
TTCPT	Transmit clock positive transition time			4.5	6	ns
TTPDS TTNDS	Transmit data set-up time		3.5	14.55		ns
TTPDH TTNDH	Transmit data hold time		3.5	14.55		ns
TTPL	Transmit positive line pulse width	Measured at OPT1 = Low transformer, LBO = Low		14.5		ns

TRANSMITTER (continued)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
TTNL	Transmit negative line pulse width	Measured at OPT1 = Low transformer, LBO = Low		14.5		ns
	Transmit line pulse waveshape	See Note				

Note: Characteristics are in accordance with CCITT recommendation G.703.




FIGURE 2: Receive Waveforms





FIGURE 3: Transmit Waveforms

PACKAGE PIN DESIGNATIONS

(Top View)



ORDERING INFORMATION

PART DESCRIPTION	ORDER NUMBER	PACKAGE MARK			
SSI 78P2362, 34.368 Mbit/s Line Interface – 28-pin					
Standard Width Plastic DIP (600 mil)	78P2362-IP	78P2362-IP			
Surface Mount 28-pin PLCC	78P2362-IH	78P2362-IH			

Preliminary Data:

1292 - rev.

Indicates a product not completely released to production. The specifications are based on preliminary evaluations and are not guaranteed. Small quantities are available, and Silicon Systems should be consulted for current information.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc. 14351 Myford Road, Tustin, CA 92680, (714) 573-6000, FAX (714) 573-6914

5-53

@1990 Silicon Systems, Inc.