

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED

REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21													
REV STATUS OF SHEETS	REV																			
	SHEET			1	2	3	4	5	6	7	8	9	10	11	12	13	14			
PMIC N/A	PREPARED BY Gary L. Gross						DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444													
STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A	CHECKED BY Jeff Bowling						MICROCIRCUIT, MEMORY, DIGITAL, CMOS 256K X 8 BIT EEPROM, MONOLITHIC SILICON													
	APPROVED BY Michael A. Frye																			
	DRAWING APPROVAL DATE 94-03-25						SIZE A	CAGE CODE 67268	5962-93235											
	REVISION LEVEL						SHEET	1	OF	21										

DESC FORM 193
JUL 91

5962-E441-93


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

■ 9004708 0007108 014 ■

1. SCOPE

1.1 Scope. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time	Endurance
01	28F020	(256 K x 8) CMOS EEPROM	200 ns	10000 cycles
02	28F020	(256 K x 8) CMOS EEPROM	150 ns	10000 cycles
03	28F020	(256 K x 8) CMOS EEPROM	120 ns	10000 cycles
04	28F020	(256 K x 8) CMOS EEPROM	90 ns	10000 cycles
05	28F020A	(256 K x 8) CMOS EEPROM	200 ns	100,000 cycles
06	28F020A	(256 K x 8) CMOS EEPROM	150 ns	100,000 cycles
07	28F020A	(256 K x 8) CMOS EEPROM	120 ns	100,000 cycles
08	28F020A	(256 K x 8) CMOS EEPROM	90 ns	100,000 cycles

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
U	See figure 1	32	Flat pack
X	GDIP1-T32 or CDIP2-T32	32	Dual-in-line

1.2.5 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 2

DESC FORM 193A
 JUL 91

9004708 0007109 T50

1.3 Absolute maximum ratings. 1/

Supply voltage range (V_{CC}) 2/	-2.0 V dc to +7.0 V dc
Storage temperature range (T_{stg})	-65°C to +150°C
Maximum power dissipation (P_D)	1.0 W
Lead temperature (soldering, 10 seconds)	+300°C
Junction temperature (T_J) 3/	+150°C
Thermal resistance, junction-to-case (Θ_{JC}) (case outline X)	See MIL-STD-1835
Thermal resistance, junction-to-case (Θ_{JC}) (case outline U)	27°C/W
Voltage on any pin with respect to ground 2/	-2.0 V dc to +7.0 V dc
Voltage on pin A_0 with respect to ground 4/	-2.0 V dc to +13.5 V dc
V_{pp} supply voltage with respect to ground 4/	-2.0 V dc to +14.0 V dc
V_{CC} supply voltage with respect to ground 2/	-2.0 V dc to +7.0 V dc
Output short circuit current 5/	200 mA
Data retention	10 years, minimum
Endurance (Device types 01-04)	10000 cycles/byte, minimum
(Device types 05-08)	100,000 cycles/byte, minimum

1.4 Recommended operating conditions. 6/

Supply voltage range (V_{CC})	+4.5 V dc to +5.5 V dc
Operating temperature range (T_{case})	-55°C to +125°C
Low level input voltage range (V_{IL})	-0.5 V dc to +0.8 V dc
High level input voltage range (V_{IH})	+2.0 V dc to $V_{CC} + 0.5$ V dc
High level input voltage range, CMOS (V_{IH})	$V_{CC} - 0.5$ V dc to $V_{CC} + 0.5$ V dc
Chip clear (V_p)	11.4 V dc to 12.6 V dc

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) xx percent 7/

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
 MIL-STD-973 - Configuration Management.
 MIL-STD-1835 - Microcircuit Case Outlines.

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Minimum dc voltage on input or V_O pins is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum dc voltage on output and V_O pins is $V_{CC} + 0.5$ V. During voltage transitions outputs may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns.
- 3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 4/ Minimum dc input voltage on A_0 or V_{pp} may overshoot to +14.0 V for periods less than 20 ns.
- 5/ No more than one output shorted at a time. Duration of short circuit should not be greater than 1 second.
- 6/ All voltages are referenced to V_{SS} (ground).
- 7/ When QML source exists, a value shall be provided.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 3

DESC FORM 193A

JUL 91

9004708 0007110 772

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of LATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronic Industries Association, 2001 Pennsylvania Avenue, N.W., Washington, DC 20006.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, Pennsylvania 19103).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth tables. The truth tables shall be as specified on figure 3.

3.2.3.1 Unprogrammed devices. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 3 herein. When required, in screening (see 4.2 herein), or quality conformance inspection groups A, B, C, or D (see 4.4 herein), the devices shall be programmed by the manufacturer prior to test in a checkerboard or similar pattern (a minimum of 50 percent of the total number of bits programmed).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 4

DESC FORM 193A

JUL 91

9004708 0007111 609

3.2.3.2 Programmed devices. The requirements for supplying programmed devices are not part of this document.

3.2.3.3 Command definitions. The command definitions table shall be as specified on figure 3.

3.2.4 Block diagram. The block diagram shall be as specified on figure 4.

3.2.5 Switching test circuits and waveforms. The switching test circuits and waveforms shall be as specified on figure 5.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 Certification/compliance mark. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

3.6 Certificate of compliance. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).

3.11 Processing of EEPROMs. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.11.1 Conditions of the supplied devices. Devices will be supplied in an unprogrammed or clear state. No provision will be made for supplying programmed devices.

3.11.2 Erasure of EEPROMs. When specified, devices shall be erased in accordance with procedures and characteristics specified in 4.5.1.

3.11.3 Programming of EEPROMs. When specified, devices shall be programmed in accordance with procedures and characteristics specified in 4.5.2.

3.11.4 Verification of state of EEPROMs. When specified, devices shall be verified as either written to the specified pattern or cleared. As a minimum, verification shall consist of performing a read of the entire array to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and the device shall be removed from the lot or sample.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 5

DESC FORM 193A

JUL 91

9004708 0007112 545

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 1/ 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A Subgroups	Device type	Limits		Units
					Min	Max	
Input leakage current	I _{LI}	V _{CC} = V _{CC} max, V _{IN} = V _{CC} max or V _{SS}	1, 2, 3	All		±1.0	μA
Output leakage current	I _{LO}	V _{CC} = V _{CC} max, V _{OUT} = V _{CC} max or V _{SS}	1, 2, 3	All		±10	μA
V _{CC} standby current (TTL)	I _{CCS1}	V _{CC} = V _{CC} max, $\overline{CE} = V_{IH}$	1, 2, 3	All		1.0	mA
V _{CC} standby current (CMOS)	I _{CCS2}	V _{CC} = V _{CC} max, $\overline{CE} = V_{CC} \pm 0.2$ V	1, 2, 3	All		100	μA
V _{CC} active read current	I _{CC}	V _{CC} = V _{CC} max, $\overline{CE} = V_{IL}$, I _{OUT} = 0 mA f = 6.0 MHz, OE = V _{IH}	1, 2, 3	All		30	mA
A ₉ auto select current	I _{ID}	A ₉ = V _{ID} max, V _{CC} = V _{CC} max	1, 2, 3	All		500 2/	μA
Low level input voltage	V _{IL}		1, 2, 3	All	-0.5 2/	0.8	V
High level input voltage (TTL)	V _{IH1}		1, 2, 3	All	2.0	V _{CC} + 0.5 2/	V
High level input voltage (CMOS)	V _{IH2}		1, 2, 3	All	0.7 V _{CC}	V _{CC} + 0.5 2/	V
Low level output voltage	V _{OL}	I _{OL} = 2.1 mA, V _{CC} = V _{CC} min	1, 2, 3	All		0.45	V
High level output voltage (TTL)	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = V _{CC} min	1, 2, 3	All	2.4		V
High level output voltage (CMOS)	V _{OH2}	I _{OH} = -2.5 mA, V _{CC} = V _{CC} min	1, 2, 3	All	0.85 V _{CC}		V
	V _{OH3}	I _{OH} = -100 μA, V _{CC} = V _{CC} min			V _{CC} - 0.4 2/		V
A ₉ auto select voltage	V _{ID}	A ₉ = V _{ID}	1, 2, 3	All	11.5	13.0	V
Functional tests		See 4.4.1d	7, 8A, 8B	All			

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 6

DESC FORM 193A
JUL 91

9004708 0007113 481

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C ^{1/} 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A Subgroups	Device type	Limits		Units
					Min	Max	
Input capacitance ^{2/}	C _{IN}	V _{IN} = 0 V, T _A = 25°C, f = 1.0 MHz, see 4.4.1c	4	All		10	pF
Output capacitance ^{2/}	C _{OUT}	V _{OUT} = 0 V, T _A = 25°C, f = 1.0 MHz, see 4.4.1c	4	All		12	pF
Read cycle time	t _{AVAV}	See figure 5 as applicable. ^{2/}	9,10,11	01,05 02,06 03,07 04,08	200 150 120 90		ns
Chip enable access time	t _{ELQV}	See figure 5 as applicable. ^{2/}	9,10,11	01,05 02,06 03,07 04,08		200 150 120 90	ns
Address access time	t _{AVQV}						
Output enable access time	t _{GLQV}						
Chip enable to output in low Z	t _{ELQX}						
Chip disable to output in high Z	t _{EHQZ}	See figure 5 as applicable. ^{2/}	9,10,11	01,02,05,06 03,07 04,08		35 30 20	ns
Output enable to output in low Z	t _{GLQX}	See figure 5 as applicable.	9,10,11	All	0 ^{2/}		ns
Output disable to output in high Z	t _{GHQZ}	See figure 5 as applicable. ^{2/}	9,10,11	01,02,05,06 03,07 04,08		35 30 20	ns
Output hold from address CE, or OE change	t _{AXQX}	See figure 5 as applicable. ^{3/}	9,10,11	All	0 ^{2/}		ns
Write recovery time before read	t _{WHGL}	See figure 5 as applicable.	9,10,11	All	6.0		μs

^{1/} Case temperatures are instant on.

^{2/} Parameters shall be tested as part of device initial characterization and after design and process change. Parameter shall be guaranteed to the limits specified in table I for all lots not specifically tested.

^{3/} Whichever occurs first.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 7

DESC FORM 193A
JUL 91

■ 9004708 0007114 318 ■

3.12 Endurance. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

3.13 Data retention. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.2 Screening. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.


- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Prior to burn-in, the devices shall be programmed (see 4.5.2 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is a topologically true alternating bit pattern). The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be included in the PDA calculation and shall be removed from the lot.
- c. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D) using the circuit referenced (see 4.2.1c herein).
- d. Interim and final electrical parameters shall be as specified in table IIA herein.
- e. After the completion of all screening, the device shall be erased and verified prior to delivery.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 8

DESC FORM 193A
JUL 91

■ 9004708 0007115 254 ■

Case U



NOTES:

1. Terminal one shall be identified by a mechanical index on the lead or body, or a mark on the top surface within the region shown.
2. Terminal identification numbers need not appear on the package.
3. Weight: 1.5 g maximum.
4. Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence.
5. Metric equivalents are given for general information only.

Inches	mm	Inches	mm
.001	0.03	.040	1.02
.002	0.05	.045	1.15
.005	0.13	.050	1.27
.006	0.15	.132	3.35
.008	0.20	.295	7.49
.017	0.43	.310	7.87
.020	0.51	.410	10.41
.034	0.86	.820	20.83

FIGURE 1. Case outlines.

<p>STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</p>	<p>SIZE A</p>		<p>5962-93235</p>
		<p>REVISION LEVEL</p>	<p>SHEET 9</p>

DESC FORM 193A
JUL 91

9004708 0007116 190

Device types	ALL
Case outlines	U, X
Terminal number	Terminal symbol
1	V _{PP}
2	A ₁₆
3	A ₁₅
4	A ₁₂
5	A ₇
6	A ₆
7	A ₅
8	A ₄
9	A ₃
10	A ₂
11	A ₁
12	A ₀
13	DQ ₀
14	DQ ₁
15	DQ ₂
16	V _{SS}
17	DQ ₃
18	DQ ₄
19	DQ ₅
20	DQ ₆
21	DQ ₇
22	\overline{CE}
23	A ₁₀
24	\overline{OE}
25	A ₁₁
26	A ₉
27	A ₈
28	A ₁₃
29	A ₁₄
30	A ₁₇
31	WE
32	V _{CC}

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 10

DESC FORM 193A
 JUL 91

■ 9004708 0007117 027 ■

Pins		V _{pp} 1/	A ₀	A ₉	\overline{CE}	\overline{OE}	\overline{WE}	DQ ₀ - DQ ₇
Read only	Operation							
	Read	V _{PPL}	A ₀	A ₉	V _{IL}	V _{IL}	V _{IH}	Data out
	Output disable	V _{PPL}	X 2/	X 2/	V _{IL}	V _{IH}	V _{IH}	3-state
	Standby	V _{PPL}	X 2/	X 2/	V _{IH}	X 2/	X 2/	3-state
	Auto-select manufacturer code 3/	V _{PPL}	V _{IL}	V _{ID} 4/	V _{IL}	V _{IL}	V _{IH}	5/
Auto-select device code 3/	V _{PPL}	V _{IH}	V _{ID} 4/	V _{IL}	V _{IL}	V _{IH}	6/	
Read/write	Read	V _{PPH}	A ₀	A ₉	V _{IL}	V _{IL}	V _{IH}	Data out 7/
	Output disable	V _{PPH}	X 2/	X 2/	V _{IL}	V _{IH}	V _{IH}	3-state
	Standby 8/	V _{PPH}	X 2/	X 2/	V _{IH}	X 2/	X 2/	3-state
	Write	V _{PPH}	A ₀	A ₉	V _{IL}	V _{IH}	V _{IL}	Data in 9/

1/ Refer to dc characteristics. When V_{pp} = V_{PPL} memory contents can be read but not written or erased.

2/ X can be V_{IL} or V_{IH}.

3/ Manufacture and device code may also be accessed via a command register write sequence.

4/ V_{ID} is the auto select high voltage. Refer to dc characteristics.

5/ The output for DQ₀ - DQ₇ shall be as follows:

DQ₀ - DQ₇

DATA = 89H

DATA = 01H

6/ The output for DQ₀ - DQ₇ shall be as follows:

DQ₀ - DQ₇

DATA = BDH (device types 01-04)

DATA = 2AH (device types 01-04)

DATA = 29H (device types 05-08)

7/ Read operations with V_{pp} = V_{PPH} may access array data or the auto select codes.

8/ With V_{pp} at high voltage, the standby current equals I_{CC} + I_{pp} (standby).

9/ Refer to command register definitions for valid Data-In during a write operation.

Bus operations

FIGURE 3. Truth tables.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 11

DESC FORM 193A

JUL 91

9004708 0007118 T63

Command definitions, device types 01-04

Command	BUS cycles required	First BUS cycle			Second BUS cycle		
		Operation 1/	Address 2/	Data 3/	Operation 1/	Address 2/	Data 3/
Read memory	1	Write	X	00H/FFH	Read	RA	RD
Read auto select codes 4/	3	Write	X	90H/80H	Read	IA	ID
Setup erase/erase	2	Write	X	20H	Write	X	20H
Erase verify	2	Write	EA	A0H	Read	X	EVD
Setup program/program	2	Write	X	40H	Write	PA	PD
Program verify	2	Write	X	C0H	Read	X	PVD
Reset 5/	2	Write	X	FFH	Write	X	FFH

- 1/ Refer to BUS operations for definitions.
- 2/ RA = Address of the memory location to be read.
IA = Identifier address: 00H/01H for manufacturer code, 01H/2AH for device code.
EA = Address of memory location to be read during erase verify.
PA = Address of memory location to be programmed.
Address are latched on the falling edge of the WE pulse.
- 3/ RD = Data read from location RA during read operation.
ID = Data read from location IA during device identification.
EVD = Data read from location EA during erase verify.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE.
PVD = Data read from location PA during program verify. PA is latched on the program command.
- 4/ Following the read Auto Select code ID command, two read operations access manufacturer and device codes.
- 5/ The second bus cycle must be followed by the desired command register write.

Command definitions, device types 05-08

Command	BUS cycles required	First BUS cycle			Second BUS cycle		
		Operation 1/	Address 2/	Data 3/	Operation 1/	Address 2/	Data 3/
Read memory	1	Write	X	00H/FFH	Read	RA	RD
Read auto select codes 4/	3	Write	X	80H/90H	Read	00H/01H	01H/29H
Embedded erase setup/erase	2	Write	X	30H	Write	X	30H
Embedded program setup/program	2	Write	X	50H	Write	PA	PD
Reset 5/	2	Write	X	FFH	Write	X	FFH

- 1/ Refer to BUS operations for definitions.
- 2/ RA = Address of the memory location to be read.
PA = Address of memory location to be programmed.
Address are latched on the falling edge of the WE pulse.
- 3/ RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE.
- 4/ Following the read Auto Select code ID command, two read operations access manufacturer and device codes.
- 5/ The second bus cycle must be followed by the desired command register write.

FIGURE 3. Truth tables - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 12

DESC FORM 193A
JUL 91

9004708 0007119 9TT





FIGURE 4. Block diagram.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 13

DESC FORM 193A
 JUL 91

9004708 0007120 611



Switching test circuit (or equivalent).
(C_L includes jig capacitance)




AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 10 ns.

FIGURE 5. Switching test circuits and waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 14

DESC FORM 193A
JUL 91

■ 9004708 0007121 558 ■



AC waveforms for read operations

FIGURE 5. Switching test circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 15

DESC FORM 193A
 JUL 91

9004708 0007122 494

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535 and as detailed in table IIA herein.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4 Conformance inspection. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures and all input and output terminals tested.
- d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- e. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- f. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified, (except devices submitted for groups B, C, and D testing).

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C and shall consist of test specified in table IIB herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 16

DESC FORM 193A
 JUL 91

■ 9004708 0007123 320 ■

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (per method 5005, table I)	Subgroups (per MIL-I-38535, table III)	
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9 or 2,8A,10	1,7,9 or 2,8A,10
2	Static burn-in I method 1015	Not required	Not required	Not required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,8A,10	1,2,3,7 8A,8B Δ	1,2,3,7, 8A,8B,9,10, 11 Δ
9	Group D end-point electrical parameters	2,8A,10	2,3,7 8A,8B	2,3,7 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate test are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ * Indicates PDA applies to subgroups 1 and 7.
- 5/ ** See 4.4.1c.
- 6/ Δ Indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1e.

4.4.2.1 Additional criteria for device class M.

a. Steady-state life test conditions, method 1005 of MIL-STD-883:

- (1) The device selected for testing shall be programmed with a checkerboard pattern. After completion of all testing, the devices shall be erased and verified (except devices submitted for group D testing).
- (2) Test condition D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- (3) $T_A = +125^\circ\text{C}$, minimum.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 17

DESC FORM 193A
 JUL 91

9004708 0007124 267

(4) Test duration: 1,000 hours, except as specified in method 1005 of MIL-STD-883.

- b. All devices requiring end-point electrical testing shall be programmed with a checkerboard or equivalent alternating bit pattern.
- c. After the completion of all testing, the devices shall be cleared and verified prior to delivery.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein. The devices selected for testing shall be programmed with a checkerboard pattern. After completion of all testing, the devices shall be erased and verified.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. Delta limits at 25°C.

Test ^{1/}	Device types
	ALL
I _{CCS} standby	±10 percent of specified value in table I.
I _{LI}	±10 percent of specified value in table I.
I _{LO}	±10 percent of specified value in table I.

^{1/} The above parameter shall be recorded before and after the required burn-in and life tests to determine delta.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate figures and tables herein.

4.5.1 Erasing procedures. The erasing procedures shall be as specified by the device manufacturer and shall be available upon request.

4.5.2 Programming procedure. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 18

DESC FORM 193A
JUL 91

■ 9004708 0007125 1T3 ■

4.6 Delta measurements for device classes Q, and V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331.

- C_{IN}, C_{OUT} Input and bidirectional output, terminal-to-GND capacitance.
- GND Ground zero voltage potential.
- I_{CC} Supply current.
- I_{IL} Input current low.
- I_{IH} Input current high.
- T_C Case temperature.
- T_A Ambient temperature.
- V_{CC} Positive supply voltage.
- V_H Output enable and Write enable voltage during chip erase.
- O/V Latchup over-voltage.


6.5.1 Timing limits. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 19

DESC FORM 193A
JUL 91

■ 9004706 0007126 03T ■

6.5.2 Timing parameter abbreviations. All timing abbreviations use lower case characters with upper case subscripts. The initial character is always "t" and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal specify the signal name and the signal transition. Thus the format is:



a. Signal definitions:

- A = Address
- D = Data in
- Q = Data out
- W = Write enable
- E = Chip enable
- G = Output enable

b. Transition definitions:

- H = Transition to high
- L = Transition to low
- V = Transition to valid
- X = Transition to invalid or don't care
- Z = Transition to off (high impedance)

6.5.3 Waveforms.

WAVEFORM SYMBOL	INPUT	OUTPUT
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 20

DESC FORM 193A
JUL 91

9004708 0007127 T76

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

<u>Military documentation format</u>	<u>Example PIN under new system</u>	<u>Manufacturing source listing</u>	<u>Document Listing</u>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93235
		REVISION LEVEL	SHEET 21

DESC FORM 193A
JUL 91

■ 9004708 0007128 902 ■