# Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM

CMOS

# 64 M (×16) FLASH MEMORY & 32 M (×16) Mobile FCRAM™

# MB84VD23481FJ-70

## FEATURES

- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance 70 ns maximum access time (Flash) 70 ns maximum access time (FCRAM)
- Operating Temperature -30 °C to +85 °C
- Package 65-ball FBGA


## ■ PRODUCT LINE-UP

(Continued)

	Flash Memory	FCRAM
Power Supply Voltage (V)	$Vccf^* = 2.7 V to 3.1 V$	$Vccr^* = 2.7 V$ to 3.1 V
Max Address Access Time (ns)	70	65
Max CE Access Time (ns)	70	65
Max OE Access Time (ns)	30	40

\*: Both Vccf and Vccr must be the same level when either part is being accessed.

## 



## (Continued)

- FLASH MEMORY
  - 0.17 μm Process Technology
  - Simultaneous Read/Write Operations (Dual Bank)
  - FlexBank<sup>™ \*1</sup>
    - Bank A : 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)
    - Bank B : 24 Mbit (64 KB × 48)
    - Bank C : 24 Mbit (64 KB  $\times$  48)
    - Bank D : 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)

Two virtual Banks are chosen from the combination of four physical banks. Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase

Read-while-program

- Single 3.0 V Read, Program, and Erase
   Minimized system level power requirements
- Minimum 100,000 Program/Erase Cycles
- Sector Erase Architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

#### HiddenROM Region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC Input Pin

At VL, allows protection of "outermost"  $2 \times 8$  Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

- At VACC, increases program performance
- Embedded Erase<sup>™</sup> \*<sup>2</sup> Algorithms Automatically preprograms and erases the chip or any sector
- Embedded Program<sup>™</sup> \*<sup>2</sup> Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle Completion
- Ready/Busy Output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic Sleep Mode

When addresses remain stable, the device automatically switches itself to low power mode.

- Low Vccf Write Inhibit  $\leq$  2.5 V
- **Program Suspend/Resume** Suspends the program operation to allow a read in another byte
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• Please Refer to "MBM29DL64DF" Datasheet in Detailed Function

#### (Continued)


- FCRAM<sup>™</sup> \*3
  - Power Dissipation Operating : 25 mA Max

  - Power Down Control by CE2r
  - Byte Write Control: LB(DQ7 to DQ0), UB(DQ15 to DQ8)
  - 8 words Address Access Capability

\*1 : FlexBank<sup>™</sup> is a trademark of Fujitsu Limited, Japan.

- \*2 : Embedded Erase<sup>™</sup> and Embedded Program<sup>™</sup> are trademarks of Advanced Micro Devices, Inc.
- \*3 : FCRAM<sup>™</sup> is a trademark of Fujitsu Limited, Japan.


## ■ PIN ASSIGNMENT



## ■ PIN DESCRIPTION

Pin Name	Function	Input/Output
A <sub>20</sub> to A <sub>0</sub>	Address Inputs (Common)	I
A <sub>21</sub>	Address Input (Flash)	I
DQ <sub>15</sub> to DQ <sub>0</sub>	Data Inputs/Outputs (Common)	I/O
CEf	Chip Enable (Flash)	I
CE1r	Chip Enable (FCRAM)	I
CE2r	Chip Enable (FCRAM)	I
OE	Output Enable (Common)	I
WE	Write Enable (Common)	
RY/BY	Ready/Busy Outputs (Flash) Open Drain Output	0
UB	Upper Byte Control (FCRAM)	I
LB	Lower Byte Control (FCRAM)	
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	
WP/ACC	Write Protect/Acceleration (Flash)	
PE	Partial Enable (FCRAM)	I
N.C.	No Internal Connection	
Vss	Device Ground (Common)	Power
Vccf	Device Power Supply (Flash)	Power
Vccr	Device Power Supply (FCRAM)	Power

## ■ BLOCK DIAGRAM



## ■ DEVICE BUS OPERATIONS

Operation *1,*2	CEf	CE1r	CE2r	OE	WE	LB	UB	PE	A21 to A0	DQ7 to DQ₀	DQ15 to DQ8	RESET	WP/ ACC*12
Full Standby	Н	Н	Н	Х	Х	Х	Х	Н	Х	High-Z	High-Z	Н	Х
Output Disable *3	Н	L	Н	Н	Н	Х	Х	Н	X *10	High-Z	High-Z	Н	Х
	L	Н	Н	Н	Н	Х	Х	Н	Х	High-Z	High-Z	Н	Х
Read from Flash *4	L	Н	Н	L	Н	Х	Х	Н	Vaild	Dout	Dout	Н	Х
Write to Flash	L	Н	Н	Н	L	Х	Х	Н	Vaild	DIN	DIN	Н	Х
Read from FCRAM	Н	L	н	L	н	L*9	L*9	Н	Vaild	Dout	Dout	н	х
						L	L			DIN	DIN		
Write to FCRAM	Н	L	н	Н	L	Н	L	н	Vaild	High-Z	DIN	н	Х
						L	Н			DIN	High-Z		
Temporary Sector Group Unprotection* <sup>6</sup>	x	х	х	х	x	Х	Х	х	x	Х	Х	Vid	х
Flash Hardware Reset	х	н	н	Х	Х	Х	Х	х	Х	High-Z	High-Z	L	х
Boot Block Sector Write Protection	х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	L
FCRAM Power Down Program *7	н	н	н	Х	х	Х	Х	L	KEY*11	High-Z	High-Z	н	х
FCRAM No Read	Н	L	Н	L	Н	Н	Н	Н	Vaild	High-Z	High-Z	Н	Х
FCRAM Power Down *8	х	Х	L	Х	х	Х	Х	х	Х	Х	Х	Х	х

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.

\*1 : Other operations except for indicated this column are prohibited.

\*2 : Do not apply  $\overline{CE}f = V_{IL}$ ,  $\overline{CE1}r = V_{IL}$  and  $CE2r = V_{IH}$  all at once.

\*3 : FCRAM Output Disable condition should not be kept longer than 1 ms.

- \*4 :  $\overline{WE}$  can be V<sub>IL</sub> if  $\overline{OE}$  is V<sub>IL</sub>,  $\overline{OE}$  at V<sub>IH</sub> initiates the write operations.
- \*5 : FCRAM LB, UB control at Read operation is not supported.
- \*6 : It is also used for the extended sector group protections.

\*7 : The FCRAM Power Down Program can be performed one time after compliance of Power-UP timings and it should not be re-programmed after regular Read or Write.

- \*8 : FCRAM Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. IPDr current and data retention depends on the selection of Power Down Program.
- \*9 : Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low for FCRAM Read Operation.
- \*10 : Can be either V\_{IL} or V\_{IH} but must be valid before Read or Write.
- \*11 : See " FCRAM Power Down Program Key Table ".
- \*12 : Protect " outer most " 2x8K bytes ( 4 words ) on both ends of the boot block sectors.

#### 1. FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY • Sixteen 4K words, and one hundred twenty-six 32 K words. · Individual-sector, multiple-sector, or bulk-erase capability. Word Mode Word Mode 000000h 200000h 8KB (4KW) SA71 · 64KB (32KW) SA0 · 001000h 208000h SA72 : 64KB (32KW) 8KB (4KW) SA1 : 210000h 002000h SA73 : 64KB (32KW) SA2 : 8KB (4KW) 003000h 218000h SA74 : 64KB (32KW) SA3 8KB (4KW) 004000h 220000h SA4 : 8KB (4KW) SA75 : 64KB (32KW) 228000h 005000h SA5 : 8KB (4KW) SA76 : 64KB (32KW) 006000h 230000h 8KB (4KW) : 64KB (32KW) SA6 007000h SA77 238000h SA7 : 8KB (4KW) SA78 · 64KB (32KW) 240000h 008000h SA8 : 64KB (32KW) SA79 : 64KB (32KW) 248000h 010000h SA9 : 64KB (32KW) SA80 : 64KB (32KW) 250000h 018000h Bank A SA10 : 64KB (32KW) SA11 : 64KB (32KW) SA12 : 64KB (32KW) SA81 : 64KB (32KW) 020000h 258000h SA82 : 64KB (32KW) 260000h 028000h SA83 : 64KB (32KW) 268000h 030000h SA13:64KB (32KW) SA84 : 64KB (32KW) 038000h 270000h SA14:64KB (32KW) SA85 : 64KB (32KW) 278000h 040000h SA15 : 64KB (32KW) SA86 : 64KB (32KW) 280000h 048000h SA16: 64KB (32KW) SA87 : 64KB (32KW) 050000h 288000h SA17:64KB (32KW) SA88 : 64KB (32KW) 058000h 290000h SA18:64KB (32KW) SA89 : 64KB (32KW) 298000h 060000h SA19 : 64KB (32KW) SA90 : 64KB (32KW) 2A0000h 068000h SA20 : 64KB (32KW) SA91 : 64KB (32KW) 070000h 078000h 2A8000h SA92 : 64KB (32KW) SA21:64KB (32KW) 2B0000h SA22 : 64KB (32KW) SA93 : 64KB (32KW) 2B8000h 080000h SA23 : 64KB (32KW) SA94 : 64KB (32KW) 088000h 2C0000h SA24:64KB (32KW) SA95 : 64KB (32KW) 2C8000h 09000h SA25:64KB (32KW) SA96 : 64KB (32KW) 2D0000h 098000h SA26 : 64KB (32KW) SA97 : 64KB (32KW) 0A0000h 2D8000h SA27:64KB (32KW) SA98 : 64KB (32KW) Bank C 2E0000h 0A8000h SA28:64KB (32KW) SA99 : 64KB (32KW) 2E8000h 0B0000h SA29:64KB (32KW) SA100 : 64KB (32KW) 0B8000h 2F0000h SA30 : 64KB (32KW) SA101 : 64KB (32KW) 2F8000h 0C0000h SA31:64KB (32KW) SA102:64KB (32KW) 300000h 0C8000h SA32 : 64KB (32KW) SA103 : 64KB (32KW) 0D0000h 308000h SA33 : 64KB (32KW) SA104 : 64KB (32KW) 0D8000h 310000h SA34 : 64KB (32KW) SA105 : 64KB (32KW) 0E0000h 318000h SA35 : 64KB (32KW) SA106 : 64KB (32KW) 0E8000h 320000h SA36 : 64KB (32KW) SA107 : 64KB (32KW) 0F0000h 328000h SA37:64KB (32KW) SA108 : 64KB (32KW) 330000h 0F8000h SA38:64KB (32KW) SA109 : 64KB (32KW) 338000h 100000h SA39:64KB (32KW) SA110 : 64KB (32KW) 108000h 340000h SA40:64KB (32KW) SA111 : 64KB (32KW) 110000h 348000h SA41 : 64KB (32KW) SA112 : 64KB (32KW) 350000h 118000h SA42 : 64KB (32KW) SA113 : 64KB (32KW) 120000h 358000h SA114 : 64KB (32KW) SA115 : 64KB (32KW) SA43 : 64KB (32KW) 128000h 360000h SA44 : 64KB (32KW) 130000h 368000h SA45:64KB (32KW) SA116 : 64KB (32KW) Bank B 138000h 370000h SA46 : 64KB (32KW) SA117 : 64KB (32KW) 140000h 378000h SA47:64KB (32KW) SA118 : 64KB (32KW) 380000h 148000h SA48 : 64KB (32KW) SA119 : 64KB (32KW) 150000h 388000h SA49 : 64KB (32KW) SA120 : 64KB (32KW) 390000h 158000h SA121 : 64KB (32KW) SA50 : 64KB (32KW) 398000h 160000h SA51 : 64KB (32KW) SA122 : 64KB (32KW) 168000h 3A0000h SA52 : 64KB (32KW) SA123 : 64KB (32KW) 3A8000h 170000h SA53 : 64KB (32KW) SA124 : 64KB (32KW) 3B0000h 178000h SA54 : 64KB (32KW) SA125 : 64KB (32KW) 180000h 3B8000h SA126 : 64KB (32KW) SA127 : 64KB (32KW) SA55:64KB (32KW) 3C0000h 188000h SA56 : 64KB (32KW) Bank D 190000h 3C8000h SA57:64KB (32KW) SA128 : 64KB (32KW) 3D0000h 198000h SA58: 64KB (32KW) SA129 : 64KB (32KW) 1A0000h 3D8000h SA59 : 64KB (32KW) SA60 : 64KB (32KW) SA130 : 64KB (32KW) 1A8000h 3E0000h SA131:64KB (32KW) 3E8000h 1B0000h SA61 : 64KB (32KW) SA132 : 64KB (32KW) 1B8000h 3F0000h SA62 : 64KB (32KW) SA133 : 64KB (32KW) 1C0000h 3F8000h SA63 : 64KB (32KW) SA134: 8KB (4KW) 1C8000h 3E0000h SA64 : 64KB (32KW) SA135 : 8KB (4KW) 3FA000h 1D0000h SA65 : 64KB (32KW) SA136: 8KB (4KW) 1D8000h 3FB000h SA137: 8KB (4KW) SA66 : 64KB (32KW) 1E0000h 3FC000h SA67 : 64KB (32KW) SA138 8KB (4KW) 1E8000h 3FD000h SA139: 8KB (4KW) SA140: 8KB (4KW) SA141: 8KB (4KW) SA68 : 64KB (32KW) 1F0000h 3FE000h SA69 : 64KB (32KW) 1F8000h 3FF000h SA70:64KB (32KW) 1FFFFFh 3FFFFFh Sector Architecture

■ 64M FRASH MEMORY CHARACTERISTICS for MCP

#### 7

Bank		Bank 1		Bank 2									
Splits	Volume	Combination	Volume	Combination									
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)									
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)									
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)									
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)									

#### FlexBank<sup>™</sup> Architecture

#### **Example of Virtual Banks Combination**

Bank		Ba	nk 1		Ba	ank 2
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size
					Bank B	
			$8 \times 8$ Kbyte/4 Kword		+	$8 \times 8$ Kbyte/4 Kword
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+
			$15 \times 64$ Kbyte/32 Kword		+	$111 \times 64$ Kbyte/32 Kword
					Bank D	
		Bank A	$16 \times 8$ Kbyte/4 Kword		Bank B	
2	16 Mbit	+	+	48 Mbit	+	$96 \times 64$ Kbyte/32 Kword
		Bank D	$30 \times 64$ Kbyte/32 Kword		Bank C	
					Bank A	
					+	$16 \times 8$ Kbyte/4 Kword
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+
					+	$78 \times 64$ Kbyte/32 Kword
					Bank D	
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword
4	32 Mbit	+	+	32 Mbit	+	+
		Bank B	$63 \times 64$ Kbyte/32 Kword		Bank D	$63 \times 64$ Kbyte/32 Kword

Note : When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.) Meanwhile the system would get to read from either Bank C or Bank D.

#### Simultaneous Operation

Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode *
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode *	Read mode

\*: By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) meant to specify each of the Banks.

0					Address Range						
Sector	Ban	k Addı	ress								Word Mode
	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
SA8	0	0	0	0	0	0	1	Х	Х	Х	008000h to 00FFFFh
SA9	0	0	0	0	0	1	0	Х	Х	Х	010000h to 017FFFh
SA10	0	0	0	0	0	1	1	Х	Х	Х	018000h to 01FFFFh
SA11	0	0	0	0	1	0	0	Х	Х	Х	020000h to 027FFFh
SA12	0	0	0	0	1	0	1	Х	Х	Х	028000h to 02FFFFh
SA13	0	0	0	0	1	1	0	Х	Х	Х	030000h to 037FFFh
SA14	0	0	0	0	1	1	1	Х	Х	Х	038000h to 03FFFFh
SA15	0	0	0	1	0	0	0	Х	Х	Х	040000h to 047FFFh
SA16	0	0	0	1	0	0	1	Х	Х	Х	048000h to 04FFFFh
SA17	0	0	0	1	0	1	0	Х	Х	Х	050000h to 057FFFh
SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
SA19	0	0	0	1	1	0	0	Х	Х	Х	060000h to 067FFFh
SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
SA21	0	0	0	1	1	1	0	Х	Х	Х	070000h to 077FFFh
SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh
	SA0           SA1           SA2           SA3           SA4           SA5           SA6           SA7           SA8           SA9           SA10           SA11           SA12           SA13           SA14           SA15           SA16           SA17           SA18           SA19           SA11           SA12           SA13           SA14           SA15           SA16           SA17           SA18           SA19           SA13           SA14           SA15           SA16           SA17           SA18           SA19           SA21	A21           SA0         0           SA1         0           SA2         0           SA3         0           SA4         0           SA5         0           SA6         0           SA7         0           SA8         0           SA9         0           SA10         0           SA12         0           SA13         0           SA14         0           SA15         0           SA14         0           SA15         0           SA14         0           SA15         0           SA16         0           SA17         0           SA18         0           SA19         0           SA18         0           SA19         0           SA18         0           SA19         0           SA18         0           SA19         0           SA19         0           SA20         0	A21         A20           SA0         0         0           SA1         0         0           SA2         0         0           SA3         0         0           SA3         0         0           SA3         0         0           SA3         0         0           SA4         0         0           SA5         0         0           SA5         0         0           SA5         0         0           SA6         0         0           SA7         0         0           SA8         0         0           SA10         0         0           SA11         0         0           SA12         0         0           SA13         0         0           SA14         0         0           SA15         0         0           SA16         0         0           SA17         0         0           SA18         0         0           SA19         0         0           SA20         0         0	A21         A20         A19           SA0         0         0         0           SA1         0         0         0           SA2         0         0         0           SA2         0         0         0           SA3         0         0         0           SA4         0         0         0           SA3         0         0         0           SA4         0         0         0           SA5         0         0         0           SA6         0         0         0           SA7         0         0         0           SA8         0         0         0           SA10         0         0         0           SA11         0         0         0           SA12         0         0         0           SA13         0         0         0           SA14         0         0         0           SA16         0         0         0           SA18         0         0         0           SA18         0         0         0	A21         A20         A19         A18           SA0         0         0         0         0         0           SA1         0         0         0         0         0         0           SA1         0         0         0         0         0         0           SA2         0         0         0         0         0         0           SA3         0         0         0         0         0         0           SA3         0         0         0         0         0         0           SA4         0         0         0         0         0         0           SA5         0         0         0         0         0         0           SA6         0         0         0         0         0         0           SA7         0         0         0         0         0         0           SA8         0         0         0         0         0         0           SA10         0         0         0         0         0         0           SA11         0         0         0         0	A21         A20         A19         A18         A17           SA0         0         0         0         0         0         0           SA1         0         0         0         0         0         0           SA1         0         0         0         0         0         0           SA2         0         0         0         0         0         0           SA3         0         0         0         0         0         0           SA3         0         0         0         0         0         0           SA4         0         0         0         0         0         0           SA5         0         0         0         0         0         0           SA6         0         0         0         0         0         0           SA7         0         0         0         0         0         0           SA8         0         0         0         0         0         0           SA10         0         0         0         0         1         1           SA12         0         0	A21         A20         A19         A18         A17         A16           SA0         0         0         0         0         0         0         0         0           SA1         0         0         0         0         0         0         0         0           SA2         0         0         0         0         0         0         0         0           SA3         0         0         0         0         0         0         0         0           SA3         0         0         0         0         0         0         0         0           SA4         0         0         0         0         0         0         0         0           SA5         0         0         0         0         0         0         0         0           SA6         0         0         0         0         0         0         0         0           SA7         0         0         0         0         0         0         0         0           SA8         0         0         0         0         0         1         0	A21         A20         A19         A18         A17         A16         A15           SA0         0         0         0         0         0         0         0         0         0           SA1         0         0         0         0         0         0         0         0         0           SA2         0         0         0         0         0         0         0         0         0           SA3         0         0         0         0         0         0         0         0         0           SA4         0         0         0         0         0         0         0         0         0           SA5         0         0         0         0         0         0         0         0         0           SA6         0	A21         A20         A19         A18         A17         A16         A15         A14           SA0         0	A21         A20         A19         A18         A17         A16         A15         A14         A13           SA0         0	A21         A20         A19         A18         A17         A16         A15         A14         A13         A12           SA0         0

## Sector Address Tables

#### (Continued)

				S	ector /	Addres	SS				Address Range	
Bank	Sector	Ban	k Add	ress								Word Mode
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	
	SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh
	SA24	0	0	1	0	0	0	1	Х	Х	Х	088000h to 08FFFFh
	SA25	0	0	1	0	0	1	0	Х	Х	Х	090000h to 097FFFh
	SA26	0	0	1	0	0	1	1	Х	Х	Х	098000h to 09FFFFh
	SA27	0	0	1	0	1	0	0	Х	Х	Х	0A0000h to 0A7FFFh
	SA28	0	0	1	0	1	0	1	Х	Х	Х	0A8000h to 0AFFFFh
	SA29	0	0	1	0	1	1	0	Х	Х	Х	0B0000h to 0B7FFFh
	SA30	0	0	1	0	1	1	1	Х	Х	Х	0B8000h to 0BFFFFh
	SA31	0	0	1	1	0	0	0	Х	Х	Х	0C0000h to 0C7FFF
	SA32	0	0	1	1	0	0	1	Х	Х	Х	0C8000h to 0CFFFFh
	SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh
	SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh
	SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh
	SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFF
	SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh
	SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFF
	SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh
	SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh
	SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh
	SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh
	SA43	0	1	0	0	1	0	0	Х	Х	Х	120000h to 127FFFh
	SA44	0	1	0	0	1	0	1	Х	Х	Х	128000h to 12FFFFh
	SA45	0	1	0	0	1	1	0	Х	Х	Х	130000h to 137FFFh
	SA46	0	1	0	0	1	1	1	Х	Х	Х	138000h to 13FFFFh
Bank B	SA47	0	1	0	1	0	0	0	Х	Х	Х	140000h to 147FFFh
	SA48	0	1	0	1	0	0	1	Х	Х	Х	148000h to 14FFFFh
	SA49	0	1	0	1	0	1	0	Х	Х	Х	150000h to 157FFFh
	SA50	0	1	0	1	0	1	1	Х	Х	Х	158000h to 15FFFFh
	SA51	0	1	0	1	1	0	0	Х	Х	Х	160000h to 167FFFh
	SA52	0	1	0	1	1	0	1	Х	Х	Х	168000h to 16FFFFh
	SA53	0	1	0	1	1	1	0	Х	Х	Х	170000h to 177FFFh
	SA54	0	1	0	1	1	1	1	X	X	X	178000h to 17FFFFh
	SA55	0	1	1	0	0	0	0	X	X	X	180000h to 187FFFh
	SA56	0	1	1	0	0	0	1	X	X	X	188000h to 18FFFFh
	SA57	0	1	1	0	0	1	0	X	X	X	190000h to 197FFFh
	SA58	0	1	1	0	0	1	1	X	X	X	198000h to 19FFFFh
	SA59	0	1	1	0	1	0	0	X	X	X	1A0000h to 1A7FFFh
	SA60	0	1	1	0	1	0	1	X	X	X	1A8000h to 1AFFFF
	SA61	0	1	1	0	1	1	0	X	X	X	1B0000h to 1B7FFF
	SA62	0	1	1	0	1	1	1	X	X	X	1B8000h to 1BFFFF
	SA62	0	1	1	1	0	0	0	X	X	X	1C0000h to 1C7FFF
	SA64	0	1	1	1	0	0	1	X	X	X	1C8000h to 1CFFFF
	SA65	0	1	1	1	0	1	0	X	X	X	1D0000h to 1D7FFF
	SA65 SA66	0	1	1	1	0	1	1	X	X	X	1D8000h to 1DFFFF
	SA66 SA67	0	1	1	1	1	0	0	X	X	X	1E0000h to 1E7FFF
	SA67 SA68	0	1	1	1	1	0	1	X	X	X	1E8000h to 1EFFFF
		0					1		X	X	X	
	SA69 SA70	0	1	1	1	1	1	0	X	X	X	1F0000h to 1F7FFFh 1F8000h to 1FFFFFh

					S	ector /	Addres	SS				Address Range	
Bank	Sector	Ban	k Add	ress									
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode	
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh	
	SA72	1	0	0	0	0	0	1	Х	Х	Х	208000h to 20FFFFh	
	SA73	1	0	0	0	0	1	0	Х	Х	Х	210000h to 217FFFh	
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh	
	SA75	1	0	0	0	1	0	0	Х	Х	Х	220000h to 227FFFh	
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh	
	SA77	1	0	0	0	1	1	0	Х	Х	Х	230000h to 237FFFh	
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh	
	SA79	1	0	0	1	0	0	0	Х	Х	Х	240000h to 247FFFh	
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh	
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh	
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh	
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh	
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh	
	SA85	1	0	0	1	1	1	0	X	X	X	270000h to 277FFFh	
	SA86	1	0	0	1	1	1	1	X	X	X	278000h to 27FFFFh	
	SA87	1	0	1	0	0	0	0	X	X	X	280000h to 287FFFh	
	SA88	1	0	1	0	0	0	1	X	X	X	288000h to 28FFFFh	
	SA89	1	0	1	0	0	1	0	X	X	X	290000h to 297FFFh	
	SA90	1	0	1	0	0	1	1	X	X	X	298000h to 29FFFFh	
	SA91	1	0	1	0	1	0	0	X	X	X	2A0000h to 2A7FFFh	
	SA91 SA92	1	0	1	0	1	0	1	X	X	X	2A8000h to 2AFFFF	
	SA92 SA93	1	0	1	0	1	1	0	X	X	X	2B0000h to 2B7FFFh	
	SA93 SA94	1	0	1	0	1	1	1	X	X	X	2B8000h to 2BFFFF	
ank C	SA94 SA95	1	0	1	1	0	0	0	X	X	X	2C0000h to 2C7FFF	
		1	0	1		0	-	1	X	X	X	2C8000h to 2CFFFF	
	SA96		-		1	-	0						
	SA97	1	0	1	1	0	1	0	X X	X X	X	2D0000h to 2D7FFF	
	SA98	1	0	1	1	0	1	1			X	2D8000h to 2DFFFF	
	SA99	1	0	1	1	1	0	0	X	X	X	2E0000h to 2E7FFFh	
	SA100	1	0	1	1	1	0	1	X	X	X	2E8000h to 2EFFFFh	
	SA101	1	0	1	1	1	1	0	Х	Х	X	2F0000h to 2F7FFFh	
	SA102	1	0	1	1	1	1	1	Х	Х	X	2F8000h to 2FFFFh	
	SA103	1	1	0	0	0	0	0	Х	X	X	300000h to 307FFFh	
	SA104	1	1	0	0	0	0	1	Х	Х	Х	308000h to 30FFFFh	
	SA105	1	1	0	0	0	1	0	Х	Х	Х	310000h to 317FFFh	
	SA106	1	1	0	0	0	1	1	Х	Х	Х	318000h to 31FFFFh	
	SA107	1	1	0	0	1	0	0	Х	Х	Х	320000h to 327FFFh	
	SA108	1	1	0	0	1	0	1	Х	Х	Х	328000h to 32FFFFh	
	SA109	1	1	0	0	1	1	0	Х	Х	Х	330000h to 337FFFh	
	SA110	1	1	0	0	1	1	1	Х	Х	Х	338000h to 33FFFFh	
	SA111	1	1	0	1	0	0	0	Х	Х	Х	340000h to 347FFFh	
	SA112	1	1	0	1	0	0	1	Х	Х	Х	348000h to 34FFFFh	
	SA113	1	1	0	1	0	1	0	Х	Х	Х	350000h to 357FFFh	
	SA114	1	1	0	1	0	1	1	Х	Х	Х	358000h to 35FFFFh	
	SA115	1	1	0	1	1	0	0	Х	Х	Х	360000h to 367FFFh	
	SA116	1	1	0	1	1	0	1	Х	Х	Х	368000h to 36FFFFh	
	SA117	1	1	0	1	1	1	0	Х	Х	Х	370000h to 377FFFh	
	SA118	1	1	0	1	1	1	1	X	X	X	378000h to 37FFFFh	

## (Continued)

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Ward Mada
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	Х	Х	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Х	Х	Х	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	Х	Х	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Х	Х	Х	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Х	Х	Х	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Х	Х	Х	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Х	Х	Х	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Х	Х	Х	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Х	Х	Х	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Х	Х	Х	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Х	Х	Х	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Х	Х	Х	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Х	Х	Х	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh
	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh

Sector Group	<b>A</b> 21	A20	<b>A</b> 19	A <sub>18</sub>	A17		A15	<b>A</b> 14	<b>A</b> 13	<b>A</b> <sub>12</sub>	Sectors
SGA0	<b>A</b> 21	A20	A19 0	A18 0	<b>A</b> 17	A16 0	A15 0	A14 0	A13	A12 0	SA0
SGA0 SGA1	0	0	0	0	0	0	0	0	0	1	SA0 SA1
							-	-	-		
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	SA7
						0	1				
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
						1	1				
SGA9	0	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	0	1	0	0	1	X	X	X	X	X	SA43 to SA46
SGA18	0	1	0	1	0	X	X	X	X	X	SA47 to SA50
SGA19	0	1	0	1	1	X	X	X	X	X	SA51 to SA54
SGA19	0	1	1	0	0	X	X	X	X	X	SA51 to SA54 SA55 to SA58
SGA20	0		1	-	1						SA55 to SA58 SA59 to SA62
	-	1		0		X	X	X	X	X	
SGA22	0	1	1	1	0	X	X	X	X	X	SA63 to SA66
SGA23	0	1	1	1	1	X	Х	X	X	X	SA67 to SA70
SGA24	1	0	0	0	0	X	X	X	X	X	SA71 to SA74
SGA25	1	0	0	0	1	X	X	X	X	X	SA75 to SA78
SGA26	1	0	0	1	0	Х	Х	Х	Х	Х	SA79 to SA82
SGA27	1	0	0	1	1	Х	Х	Х	Х	Х	SA83 to SA86
SGA28	1	0	1	0	0	Х	Х	Х	Х	Х	SA87 to SA90
SGA29	1	0	1	0	1	Х	Х	Х	Х	Х	SA91 to SA94
SGA30	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA31	1	0	1	1	1	Х	Х	Х	Х	Х	SA99 to SA102
SGA32	1	1	0	0	0	Х	Х	Х	Х	Х	SA103 to SA106
SGA33	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA34	1	1	0	1	0	Х	Х	Х	Х	Х	SA111 to SA114
SGA35	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA36	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA37	1	1	1	0	1	Х	Х	Х	Х	Х	SA123 to SA126
SGA38	1	1	1	1	0	Х	Х	Х	Х	Х	SA127 to SA130
	-		-	-	-	0	0				
SGA39	1	1	1	1	1	0	1	х	х	х	SA131 to SA133
00,000		•	•	•	•	1	0		~		
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA40	1	1	1	1	1	1	1	0	0	1	SA134 SA135
SGA41 SGA42								-			SA135 SA136
	1	1	1	1	1	1	1	0	1	0	
SGA43	1	1	1	1	1	1	1	0	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	SA141

## Sector Group Addresses

Туре	A21 to A12	A <sub>6</sub>	A <sub>3</sub>	<b>A</b> 2	<b>A</b> 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	Н	227Eh
	BA	L	Н	Н	Н	L	2202h
Extended Device Code *2	BA	L	Н	Н	Н	Н	2201h
Sector Group Protection	Sector Group Addresses	L	L	L	Н	L	01h*1

#### Flash Memory Autoselect Codes

Legend:  $L = V_{IL}$ ,  $H = V_{IH}$ . See DC Characteristics for voltage levels.

\*1 : Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

\*2 : A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

	Bus First Bus Second Bus Third Bus Fourth Bus Fifth Bus Sixth Bus												
Command Sequence	Bus Write Cycles	First Write (		Secon Write		Third I Write C		Read/V Cyc	Vrite	Fifth Write		Sixth Write (	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h	_	—	—	—	—		—		_	—
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA*5	RD*9	—			—
Autoselect	3	555h	AAh	2AAh	55h	(BA* <sup>8</sup> ) 555h	90h	_	_	_	_	_	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA*6	PD*10	—		_	—
Program Suspend	1	BA*8	B0h	_	_	_	—	_	_	_	_	_	_
Program Resume	1	BA*8	30h	_	_	_	_		_	_		_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA*7	30h
Erase Suspend	1	BA*8	B0h	_	_	_	_		_	_	_	_	_
Erase Resume	1	BA*8	30h	_	_	_	_		_	_		_	_
Extended Sector Group Protection *2	4	XXXh	60h	SPA*11	60h	SPA*11	40h	SPA*11	SD*12	_	_	_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_	_	_	_	_
Fast Program *1	2	XXXh	A0h	PA*6	PD*10	_	_	_	_	_	_	_	_
Reset from Fast Mode *1	2	BA* <sup>8</sup>	90h	XXXh	F0h*4	_	_	_	_	_		_	_
Query	1	(BA* <sup>8</sup> ) 55h	98h	_	_	_	_	_		_	_	_	_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_		_	_		_
HiddenROM Program * <sup>3</sup>	4	555h	AAh	2AAh	55h	555h	A0h	(HRA* <sup>13</sup> ) PA* <sup>6</sup>	PD*10	_		_	_
HiddenROM Exit *3	4	555h	AAh	2AAh	55h	(HRBA* <sup>14</sup> ) 555h	90h	XXXh	00h	—	_	_	_

## Flash Memory Command Definitions

- \*1: This command is valid during Fast Mode.
- \*2: This command is valid while  $\overline{\text{RESET}} = V_{\text{ID.}}$
- \*3: This command is valid during HiddenROM mode.
- \*4: The data "00h" is also acceptable.
- \*5: RA = Address of the memory location to be read
- \*6: PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
- \*7: SA = Address of the sector to be erased. The combination of A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
- \*8: BA = Bank Address (A21, A20, A19)
- \*9: RD = Data read from location RA during read operation.
- \*10:PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
- \*11:SPA = Sector group address to be protected. Set sector group address and  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$ .
- \*12:SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
- \*13:HRA = Address of the HiddenROM area: 000000h to 00007Fh
- \*14: HRBA = Bank Address of the HiddenROM area  $(A_{21} = A_{20} = A_{19} = V_{IL})$
- Notes : Address bits A<sub>21</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
  - Bus operations are defined in "■ DEVICE BUS OPERATION".
  - The system should generate the following address patterns: 555h or 2AAh to addresses  $A_{10}$  to  $A_0$
  - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - The command combinations not described in this table are illegal.

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Falameter	Symbol	Min	Мах	Unit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
Voltage with Respect to Ground All pins *1	Vin	-0.3	Vccf + 0.3	V
Voltage with Respect to Ground Air pins	Vout	-0.3	Vccr + 0.3	V
Vccf Supply *1	Vccf	-0.2	+3.6	V
Vccr Supply *1	Vccr	-0.2	+3.6	V
RESET *2	Vin	-0.5	+13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

\*1: Minimum DC voltage on input or I/O pins is –0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to –1.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf+0.3 V or Vccr+0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf+1.0 V or Vccr+1.0 V for periods of up to 5 ns.

\*2: Minimum DC input voltage on RESET pin is -0.5 V. During voltage transitions, RESET pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (VIN-Vccf or Vccr) does not exceed 9.0 V.

Maximum DC input voltage on RESET pin is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.

\*3: Minimum DC input voltage on WP/ACC pin is –0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +10.5 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
Falaneter	Symbol	Min	Мах	Onic	
Ambient Temperature	TA	-30	+85	°C	
Vccf Supply Voltages	Vccf	+2.7	+3.1	V	
Vccr Supply Voltages	Vccr	+2.7	+3.1	V	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics\*1,\*2,\*3

Devementer	Symbol Test Conditions					Value		11
Parameter	Symbol	lest Conditi	ons		Min	Тур	Max	- Unit
Input Leakage Current	lu	VIN = Vss to Vccf, Vccr			-1.0		+1.0	μΑ
Output Leakage Current	ILO	Vout = Vss to Vccf, Vccr			-1.0		+1.0	μΑ
RESET Inputs Leakage Current	Ілт	Vccf = Vccf Max, RESET = 12.5 V			—	_	35	μA
Flash Vcc Active Current	lcc <sub>1</sub> f	<u>CE</u> f = Vı∟, <u>OE</u> = Vıн	tcycle =	5 MHz			18	mA
(Read) *4	ICC1I	CEI = VIL, OE = VIH	tcycle =	1 MHz	—		4	mA
Flash Vcc Active Current (Program/Erase) *5	Icc2f	$\overline{CE}f = V_{IL}, \ \overline{OE} = V_{IH}$			_	_	30	mA
Flash Vcc Active Current (Read-While-Program) *8	Icc3f	$\overline{CE}f = V_{IL}, \ \overline{OE} = V_{IH}$			—	_	48	mA
Flash Vcc Active Current (Read-While-Erase) *8	lcc₄f	$\overline{CE}f = V_{IL}, \ \overline{OE} = V_{IH}$			—	_	48	mA
Flash Vcc Active Current (Erase-Suspend-Program)	lcc₅f	$\overline{CE}f = V_{IL}, \ \overline{OE} = V_{IH}$			_	_	30	mA
WP/ACC Acceleration Program Current	Iacc	Vccf = Vccf Max, WP/ACC = Vacc Max			_	_	20	mA
		<u>Vccr</u> = Vccr Max,	t <sub>RC</sub> / two	= Min		—	25	
FCRAM Vcc Active Current	lcc1r	$\overline{CE1r} = V_{IL}, CE2r = V_{IH},$ $V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OUT} = 0 \text{ mA}$	trc / two	c = 1 μs			3	mA
Flash Vcc Standby Current	Isb1f	$\frac{Vccf = Vccf Max, \overline{CE}f = Vc}{RESET = Vccf \pm 0.3 V,}$ WP/ACC = Vccf $\pm 0.3 V$	ccf ± 0.3	V	_	1	5	μA
F <u>lash Vcc</u> Standby Current (RESET)	ISB2f	Vccf = Vccf Max, RESET WP/ACC = Vccf ± 0.3 V	= Vss ±	0.3 V,	—	1	5	μΑ
Flash Vcc Current (Automatic Sleep Mode)*6	lsвзf	$\frac{V_{ccf} = V_{ccf} Max, \overline{CEf} = V}{\overline{RESET} = V_{ccf} \pm 0.3 V,}$ WP/ACC = V_{ccf} \pm 0.3 V V_{IN} = V_{ccf} \pm 0.3 V or V_{SS} = 0.3 V o		V	_	1	5	μΑ
FCRAM Vcc Standby Current	Isb1 <b>r</b>	$\begin{array}{l} V_{\rm CC}r = V_{\rm CC}r \; Max, \overline{CE1}r \geq V_{\rm CC}r \\ CE2r \geq V_{\rm CC}r - 0.2 \; V, \\ V_{\rm IN} \leq 0.2 \; V \; or \; V_{\rm CC}r - 0.2 \; V \end{array}$		2 V,	_	_	100	μA
	<b>I</b> PDS <b>r</b>	\/ _ \/ _ \/ _		Sleep		—	10	μΑ
FCRAM Vcc Power Down	<b>I</b> PDN <b>r</b>	<u>Vccr</u> = Vccr Max, CE1r ≥ Vccr – 0.2 V,		NAP	_	—	60	μΑ
Current	Ipd8r	CE2r ≤ 0.2 V		8M Partial	_		70	μΑ

#### (Continued)

Parameter	Symbol	Test Conditions			Value		Unit
Falameter	Symbol			Min	Тур	Max	Unit
Input Low Level	Vı∟	_		-0.3		0.5	V
Input High Level	Vih		Flash	2.0		Vccf+0.3	V
	VIH	FCRAM		2.2	_	Vccr+0.3	v
Voltage for Autosel <u>ect and</u> Sector Protection (RESET)*7	Vid	_	11.5		12.5	V	
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration	Vacc		8.5	9.0	9.5	V	
FCRAM Output Low Level	Vol	Vccr = Vccr Min, Io∟ = 1.0 mA				0.4	V
FCRAM Output High Level	Vон	Vccr = Vccr Min, IoH = -0.5 mA		2.2			V
Flash Output Low Level	Vol	Vccf = Vccf Min, Io∟ = 4.0 mA				0.45	V
Flash Output High Level	Vон	Vccf = Vccf Min, Io $H$ = $-0.1$ mA		Vccf-0.4			V
Flash Low Vcc Lock-Out Voltage	Vlko		2.3	2.4	2.5	V	

\*1 : All voltage are referenced to  $V\ensuremath{\text{ss.}}$ 

\*2 : FCRAM DC characteristics are measured after following POWER-UP timing.

\*3 : IOUT depends on the output load conditions.

\*4 : The Icc current listed includes both the DC operating current and the frequency dependent component.

\*5 : Icc active while Embedded Algorithm (program or erase) is in progress.

\*6 : Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

\*7 : Applicable for only Vcc applying.


\*8 : Embedded Alogorithm (program or erase) is in progress. (@5MHz)

## 2. AC Characteristics

## • CE Timing

Parameter	Syn	nbol	Condition	Value	Unit	
Farameter	JEDEC	Standard	Condition	Min	Onit	
CE Recover Time		tccr	—	0	ns	
CE Hold Time		<b>t</b> CHOLD		3	ns	
CE1r High to WE Invalid time for Standby Entry	_	<b>t</b> снwx	_	10	ns	

## • Timing Diagram for alternating FCRAM to Flash



Parameter	Syn	nbol	Condition	Valu	ne <sub>*</sub>	Unit
Farameter	JEDEC	Standard	Condition	Min	Max	Unit
Read Cycle Time	tavav	trc	—	70	—	ns
Address to Output Delay	<b>t</b> avqv	tacc	$\frac{\overline{CE}f}{OE} = V_{IL}$	_	70	ns
Chip Enable to Output Delay	<b>t</b> elqv	tc⊧f	OE = VIL	_	70	ns
Output Enable to Output Delay	<b>t</b> GLQV	toe	—	_	30	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	<b>t</b> DF	—	_	25	ns
Output Enable to Output High-Z	t <sub>GHQZ</sub>	<b>t</b> DF	—	_	25	ns
Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	<b>t</b> axqx	tон	_	0	_	ns
RESET Pin Low to Read Mode	—	<b>t</b> ready			20	μs


## • Read Only Operations Characteristics (Flash)

\*: Test Conditions- Output Load:1 TTL gate and 30 pF


Input rise and fall times: 5 ns Input pulse levels: 0.0 V or Vccf

Timing measurement reference level Input: 0.5×Vccf Output: 0.5×Vccf

## • Read Operation Timing Diagram (Flash)



• Hardware Reset/Read Operation Timing Diagram (Flash)



		Sy	/mbol		Value		
	Parameter	JEDEC	Standard	Min	Тур	Max	Unit
Write Cycle Tim	е	<b>t</b> avav	twc	70			ns
Address Setup	Time	<b>t</b> avwl	tas	0		—	ns
Address Setup <sup>-</sup> Polling	Time to OE Low During Toggle Bit		taso	12	_	_	ns
Address Hold Time		<b>t</b> wLAX	tан	45		—	ns
Address Hold Ti Toggle Bit Pollir	me from $\overline{CE}f$ or $\overline{OE}$ High During		tант	0	_		ns
Data Setup Time	9	<b>t</b> dvwh	tos	30			ns
Data Hold Time		<b>t</b> whdx	tон	0		—	ns
Output	Read			0		—	ns
Enable Hold Time	lold Toggle and Data Polling		tоен	10			ns
CEf High During	Toggle Bit Polling		<b>t</b> CEPH	20		—	ns
OE High During Toggle Bit Polling			<b>t</b> oeph	20		—	ns
Read Recover 1	Time Before Write	<b>t</b> GHWL	<b>t</b> GHWL	0		—	ns
Read Recover 1	ime Before Write	<b>t</b> GHEL	<b>t</b> GHEL	0		—	ns
CEf Setup Time		<b>t</b> elwl	tcs	0		—	ns
WE Setup Time		twlel	tws	0		—	ns
CEf Hold Time		twнен	tсн	0		—	ns
WE Hold Time		tенwн	twн	0		—	ns
Write Pulse Wid	th	<b>t</b> wLwH	twp	35		—	ns
CEf Pulse Width	1	<b>t</b> eleh	t <sub>CP</sub>	35		—	ns
Write Pulse Wid	th High	<b>t</b> whwL	twpн	25		—	ns
CEf Pulse Width	h High	<b>t</b> ehel	tсрн	25		—	ns
Programming O	peration	<b>t</b> whwh1	twnwn1	—	6	—	μs
Sector Erase Operation *1		twhwh2	twhwh2	—	0.5	—	S
Vccf Setup Time		_	tvcs	50			μs
Rise Time to VID *2			tvidr	500			ns
Rise Time to V <sub>ACC</sub> *3			<b>t</b> vaccr	500			ns
Voltage Transiti	on Time *2		tvlht	4		—	μs
Write Pulse Wid	th *2		twpp	100			μs

#### • Write/Erase/Program Operations (Flash)


#### (Continued)

Parameter	Sy	mbol		Value		Unit
Falanetei	JEDEC	Standard	Min	Тур	Max	Unit
OE Setup Time to WE Active *2	—	toesp	4			μs
CEf Setup Time to WE Active *2	—	tcsp	4			μs
Recover Time from RY/BY	—	trв	0			ns
RESET Pulse Width	—	<b>t</b> RP	500			ns
RESET High Level Period Before Read	—	tкн	200			ns
Program/Erase Valid to RY/BY Delay	—	<b>t</b> BUSY			90	ns
Delay Time from Embedded Output Enable	—	teoe			70	ns
Erase Time-out Time	—	<b>t</b> TOW	50		—	μs
Erase Suspend Transition Time		<b>t</b> spd			20	μs


\*1: This does not include preprogramming time.


\*2: This timing is for Sector Group Protection operation.


\*3: This timing is for Accelerated Program operation.




## • Write Cycle (CEf control) (Flash)












#### • AC Waveforms for Toggle Bit during Embedded Algorithm Operations (Flash)




## • Back-to-back Read/Write Timing Diagram (Flash)





## 32



#### • Extended Sector Group Protection (Flash)

## ■ 32M FCRAM CHARACTERISTICS for MCP

#### 1. FCRAM Power Down Program Key Table\*1

## **Basic Key Table**

Definition	<b>A</b> 16	<b>A</b> 17	<b>A</b> 18		<b>A</b> 19		<b>A</b> <sub>20</sub>	
KEY	Mode	Select		Are	ea Sel	ect		
				<b>A</b> 18	<b>A</b> 19	<b>A</b> 20	AR	EA
				L	L	L	BOTT	OM *3
				L	Н	Х	RESE	RVED
				Н	L	Х	RESE	RVED
				Н	Н	н	TOF	<b>)</b> *2
							I	
				<b>A</b> 16		<b>A</b> 17	MO	DE
				L		L	NAF	<b>D</b> *4
				L		Н	RESE	RVED
				Н		L	8M P	artial
				Н		Н	SLEEF	<b>)</b> *4, *5

#### **Available Key Table**

MODE	<b>A</b> 16	<b>A</b> 17	<b>A</b> 18	<b>A</b> 19	<b>A</b> <sub>20</sub>	Data Retention
WODE	Mode Select			Area Select	Area	
NAP	L	L	Х	Х	Х	None
8M Partial	Н	L	L	L	L	Bottom 8M only
	Н	L	Н	Н	Н	Top 8M only
SLEEP	Н	Н	Х	Х	Х	None

 \*1 : The Power Down Program can be performed one time after compliance of Power-up timings and it should not be re-programmed after regular Read or Write.
 Unspecified addresses, A<sub>15</sub> to A<sub>0</sub>, can be either High or Low during the programming.
 The RESERVED key should not be used.

- \*2 : TOP area is from the lowest address location. (i.e.,  $A_{20}$  to  $A_0 = L$ )
- \*3 : BOTTOM area is from the highest address location. (i.e.,  $A_{20}$  to  $A_0 = H$ )
- \*4 : NAP and SLEEP do not retain the data and Area Select is ignored.
- \*5 : Default state. Power Down Program to this SLEEP mode can be omitted.

## 2. AC Characteristics

## • READ OPERATION (FCRAM)

Deremeter	Symbol	V	alue	Unit	Notes	
Parameter	Symbol	Min	Max	Unit	notes	
Read Cycle Time	trc	70	_	ns		
Chip Enable Access Time	tce	_	65	ns	*1,*3	
Output Enable Access Time	toe	_	40	ns	*1	
Address Access Time	taa	_	65	ns	*1,*4	
Output Data Hold Time	tон	5	—	ns	*1	
CE1r Low to Output Low-Z	tcLz	5	_	ns	*2	
OE Low to Output Low-Z	tolz	0	_	ns	*2	
CE1r High to Output High-Z	tснz		20	ns	*2	
OE High to Output High-Z	tонz	_	20	ns	*2	
Address Setup Time to CE1r Low	tASC	-5	—	ns	*5	
Address Setup Time to OE	taso	25	_	ns	*3,*6	
Address Setup Time to DE	taso(abs)	10	_	ns	*7	
$\overline{\text{LB}}$ / $\overline{\text{UB}}$ Setup Time to $\overline{\text{CE1}}$ r Low	tBSC	-5	_		*5	
LB / UB Setup Time to OE Low	t <sub>BSO</sub>	10	_			
Address Invalid Time	tax		5	ns	*4,*8	
Address Hold Time from CE1r Low	<b>t</b> CLAH	70	_	ns	*4	
Address Hold Time from OE Low	<b>t</b> olah	45	—	ns	*4,*9	
Address Hold Time from CE1r High	<b>t</b> снан	-5	_	ns		
Address Hold Time from OE High	tонан	-5	_	ns		
LB / UB Hold Time from CE1r High	tснвн	-5	_			
LB / UB Hold Time from OE High	tонвн	-5	_			
CE1r Low to OE Low Delay Time	<b>t</b> CLOL	25	1000	ns	*3,*6,*9,*10	
OE Low to CE1r High Delay Time	tolcн	45	_	ns	*9	
CE1r High Pulse Width	tcp	12	_	ns		
	top	25	1000	ns	*6,*9,*10	
OE High Pulse Width	top(ABS)	12	_	ns	*7	

\*1: The output load is 30 pF.

\*2 : The output load is 5 pF.

\*3 : The tce is applicable if OE is brought to Low before CE1r goes Low and is also applicable if actual value of both or either tASO or tcLOL is shorter than specified value.

\*4 : Applicable only to A<sub>0</sub> and A<sub>1</sub> when both  $\overline{CE1}r$  and  $\overline{OE}$  are kept at Low for the address access.

\*5 : Applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE1}$ r goes Low.

\*6 : The tASO, tCLOL(Min) and tOP(Min) are reference values when the access time is determined by tOE. If actual value of each parameter is shorter than specified minimum value, tOE become longer by the amount of subtracting actual value from specified minimum value. For example, if actual tASO, tASO(actual), is shorter than specified minimum value, tASO(Min), during OE control access (ie., CE1r stays Low), the tOE become tOE(Max) + tASO(Min) - tASO(actual).

\*7 : The taso(ABS) and top(ABS) is the absolute minimum value during  $\overline{OE}$  control access.

\*8 : The  $t_{AX}$  is applicable when both  $A_0$  and  $A_1$  are switched from previous state.

\*9: If actual value of either tclol or top is shorter than specified minimum value, both tolAH and tolCH become trc(Min) – tclol(actual) or trc(Min) – top(actual).

\*10 : Maximum value is applicable if  $\overline{CE1}r$  is kept at Low.

#### • WRITE OPERATION (FCRAM)

Parameter	Symbol	Value		Unit	Notes
		Min	Мах	Unit	Notes
Write Cycle Time	twc	70	—	ns	*1
Address Setup Time	tas	0	—	ns	*2
Address Hold Time	tан	35	—	ns	*2
CE1r Write Setup Time	tcs	0	1000	ns	
CE1r Write Hold Time	tсн	0	1000	ns	
WE Setup Time	tws	0	—	ns	
WE Hold Time	twн	0	—	ns	
LB and UB Setup Time	tвs	-5	—	ns	
LB and UB Hold Time	tвн	-5	—	ns	
OE Setup Time	toes	0	1000	ns	*3
OE Hold Time	tоен	25	1000	ns	*3, *4
	toeh(ABS)	12	—	ns	*5
OE High to CE1r Low Setup Time	<b>t</b> ohcl	-5	—	ns	*6
OE High to Address Hold Time	tонан	-5	—	ns	*7
CE1r Write Pulse Width	tcw	45	—	ns	*1, *8
WE Write Pulse Width	twp	45		ns	*1, *8
CE1r Write Recovery Time	twrc	10	—	ns	*1, *9
WE Write Recovery Time	twr	10	1000	ns	*1, *3, *9
Data Setup Time	tos	15		ns	
Data Hold Time	tон	0	—	ns	
CE1r High Pulse Width	tср	12		ns	*9

\*1 : Minimum value must be equal or greater then the sum of actual tcw (or twp) and twrc (or twr).

- \*2 : New write address is valid from either  $\overline{CE1}$ r or  $\overline{WE}$  is bought to High.
- \*3 : The toeh is specified from end of twc(Min). The toeh(Min) is a reference value when the access time is determined by toe.

If actual value,  $t_{\text{OEH}}(actual)$  is shorter than specified minimum value,  $t_{\text{OE}}$  become longer by the amount of subtracting actual value from specified minimum value.

- \*4 : The toeh(Max) is applicable if  $\overline{CE1}r$  is kept at Low and both  $\overline{WE}$  and  $\overline{OE}$  are kept at High.
- \*5 : The toeh(ABS) is the absolute minimum value if write cycle is termnated by  $\overline{WE}$  and  $\overline{CE1}r$  stays Low.
- \*6 : toHCL(Min) must be satisfied if read operation is not performed prior to write operation. In case OE is disabled after toHCL(Min), WE Low must be asserted after tRC(Min) from CE1r Low. In other words, read operation is initiated if toHCL (Min) is not satisfied.
- \*7 : Applicable if  $\overline{CE1}r$  stays Low after read operation.
- \*8 : tcw and twp is applicable if write operation is initiated by  $\overline{CE1}r$  and  $\overline{WE}$ , respectively.
- \*9 : twRc and twR is applicable if write operation is terminated by CE1r and WE, respectively. The twR(Min) can be ignored if CE1r is brought to High together or after WE is brought to High. In such case, the tcP(Min) must be satisfied.

Parameter	Symbol	Va	Value		Note
Faiameter	Symbol	Min	Max	- Unit	Note
CE2r Low Setup Time for Power Down Entry	<b>t</b> CSP	10	—	ns	
CE2r Low Hold Time after Power Down Entry	tc2LP	70	_	ns	
CE1r High Hold Time following CE2r High after Power Down Exit (SLEEP mode only)	tснн	350	_	μs	
CE1r High Setup Time following CE2r High after Power Down Exit (Except for SLEEP mode)	<b>t</b> сннм	1	_	μs	
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	10	—	ns	
CE1r High to PE Low Setup Time	<b>t</b> EPS	70	_	ns	*
PE Power Down Program Pulse Width	tep	70	—	ns	*
PE High to CE1r Low Hold Time	<b>t</b> eph	70	_	ns	*
Address Setup Time to PE High	<b>t</b> eas	15	—	ns	*
Address Setup Time from PE High	tеан	0	_	ns	*

#### • POWER DOWN and POWER DOWN PROGRAM PARAMETERS (FCRAM)

\* : Applicable to Power Down Program.

#### • OTHER TIMING PARAMETERS (FCRAM)

Parameter	Symbol	Va	Unit	Note	
Farameter	Symbol	Min	Мах	Unit	NOLE
CE1r High to OE Invalid Time for Standby Entry	<b>t</b> снох	10	_	ns	
$\overline{CE1}$ r High to $\overline{WE}$ Invalid Time for Standby Entry	<b>t</b> chwx	10	—	ns	*1
CE2r Low Hold Time after Power-up	tc2LH	50	—	ms	*2
CE2r High Hold Time after Power-up	tc2HL	50	—	ms	*3
CE1r High Hold Time following CE2r High after Power-up	tснн	350		ms	*2
Input Transition Time	t⊤	1	25	ns	*4

\*1 : It may write some data into any address location if tchwx is not satisfied.


\*2 : Must satisfy tcнн(Min) after tc2LH(Min).

\*3 : Requires Power Down mode entry and exit after tc2HL.


\*4 : The input Trasition Time(t<sub>T</sub>) at AC testing is 5 ns as shown in below. If actual t<sub>T</sub> is longer than 5 ns, it may violate AC specification of some timing parameters.

Description	Symbol	Test Setup	Value	Unit	Note		
Input High Level	VIH	Vccr = 2.7 V to 3.1 V	2.3	V			
Input Low Level	Vı∟	Vccr = 2.7 V to 3.1 V	0.4	V			
Input Timing Measurement Level	Vref	Vccr = 2.7 V to 3.1 V	1.3	V			
Input Transition Time	tτ	Between Vi∟ and Viн	5	ns			

#### • AC TEST CONDITIONS (FCRAM)




Note : CE2r,  $\overline{PE}$  and  $\overline{WE}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1r}$  and  $\overline{OE}$  are Low.




### • READ Timing #2 (CE1r Control Access) (FCRAM)

Note : CE2r,  $\overline{PE}$  and  $\overline{WE}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1r}$  and  $\overline{OE}$  are Low.




### • READ Timing #3 (Address Access after OE Control Access) (FCRAM)

Note : CE2r,  $\overline{PE}$  and  $\overline{WE}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1r}$  and  $\overline{OE}$  are Low.




### • READ Timing #4 (Address Access after CE1r Control Access) (FCRAM)

Note : CE2r,  $\overline{PE}$  and  $\overline{WE}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1r}$  and  $\overline{OE}$  are Low.




• WRITE Timing #1 (CE1r Control) (FCRAM)

Note : CE2r and  $\overline{PE}$  must be High for write cycle.




### • WRITE Timing #2-1 (WE Control, Single Write Operetion) (FCRAM)

Note : CE2r and  $\overline{PE}$  must be High for write cycle.




### • WRITE Timing #2-2 (WE Control,Continuous Write Operetion) (FCRAM)

Note : CE2r and  $\overline{PE}$  must be High for write cycle.




### • READ / WRITE Timing #1-1 (CE1r Control) (FCRAM)

Note : Write address is valid from either  $\overline{CE1}r$  or  $\overline{WE}$  of last falling edge.




### • READ / WRITE Timing #1-2 (CE1r Control) (FCRAM)

Note : The toeh is specified from the time satisfied both twrc and twr(Min).




### • READ(OE Control) / WRITE(WE Control) Timing #2-1 (FCRAM)

Note :  $\overline{CE1}r$  can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation. When  $\overline{CE1}r$  is tied to Low, output is exclusively controlled by  $\overline{OE}$ .




Note :  $\overline{CE1}r$  can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation. When  $\overline{CE1}r$  is tied to Low, output is exclusively controlled by  $\overline{OE}$ .

#### • POWER DOWN PROGRAM Timing (FCRAM)






Any other inputs not specified above can be either High or Low.




Note : This Power Down mode can be also used for Power-up #2 below except that tchhin can not be used at Power-up timing.






Note : The tc2LH specifies after Vccr reaches specified minimum level.





Note : The  $t_{C2HL}$  specifies from CE2r Low to High transition after Vccr reaches specified minimum level. CE1r must be brought to High prior to or together with CE2r Low to High transition.



Note : Both t<sub>CHOX</sub> and t<sub>CHWX</sub> define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes t<sub>RC</sub> (Min) period from either last address transition of A<sub>1</sub> and A<sub>0</sub>, or CE1r Low to High transition.

### ERASE AND PROGRAMMING PERFORMANCE (Flash)

Parameter	Value			Unit	Remarks		
Farameter	Min	Тур	Max	Unit	Remarks		
Sector Erase Time	—	0.5	2	S	Excludes programming time prior to erasure		
Word Programming Time	—	6	100	μs	Excludes system-level overhead		
Chip Programming Time	—	25.2	95	S	Excludes system-level overhead		
Erase/Program Cycle	100,000	_	—	cycle			


Note : Typical Erase conditions  $T_A = +25^{\circ}C$ , VCCf\_1 & VCCf\_2 = 2.9 V Typical Program conditions  $T_A = +25^{\circ}C$ , VCCf\_1 & VCCf\_2 = 2.9 V

Data= Checker

Parameter	Symbol	Test Conditions		Value	
Faiameter	Symbol			Max	Unit
Vccr Data Retention Supply Voltage	Vdr	$\frac{\overline{CE1}r = CE2r \ge V_{CC}r - 0.2 \text{ V or}}{\overline{CE1}r = CE2r = V_{IH}}$	2.1	3.1	V
Vccr Data Retention Supply Current	Idr	$ \begin{array}{l} 2.1 \ V \leq V_{CC}r \leq 2.7 \ V, \\ \hline V_{\text{IN}} = V_{\text{IH}}^{*} \ or \ V_{\text{IL}}, \\ \hline \overline{CE1}r = CE2r = V_{\text{IH}}^{*}, \ I_{\text{OUT}} = 0 \ mA \end{array} $		1.5	mA
	Idr1	$ \begin{array}{l} 2.1 \ V \leq V_{\rm CC}r \leq 2.7 \ V, \\ V_{\rm IN} \leq 0.2 \ V \ or \ V_{\rm IN} \geq V_{\rm CC}r - 0.2 \ V, \\ \overline{CE1}r = CE2r \geq V_{\rm CC}r - 0.2 \ V, \ {\rm Iout} = 0 \ mA \end{array} $		100	μΑ
Data Retention Setup Time	tdrs	2.7 V $\leq$ V <sub>cc</sub> r $\leq$ 3.1 V at data retention entry	0		ns
Data Retention Recovery Time	<b>t</b> drr	2.7 V $\leq$ V <sub>cc</sub> r $\leq$ 3.1 V after data retention	200	_	ns
Vccr Voltage Transition Time	ΔV/Δt		0.2		V/µs

\*: 2.0 V  $\leq$  VIH  $\leq$  Vccr + 0.3 V





### ■ PIN CAPACITANCE

Parameter	Symbol	Test Setup	Value		Unit
			Тур	Max	Unit
Input Capacitance	CIN	V <sub>IN</sub> = 0	11	14	pF
Output Capacitance	Соит	Vout = 0	12	16	pF
Control Pin Capacitance	CIN2	V <sub>IN</sub> = 0	14	16	pF
WP/ACC Pin Capacitance	Сілз	V <sub>IN</sub> = 0	21.5	26	pF


Note : Test conditions  $T_A = +25^{\circ}C$ , f = 1.0 MHz

#### ■ HANDLING OF PACKAGE


Please handle this package carefully since the sides of package create acute angles.

### ■ CAUTION

- The high voltage (V<sub>ID</sub>) cannot apply to address pins and control pins except RESET. Exception is when
  autoselect and sector group protect function are used, then the high voltage (V<sub>ID</sub>) can be applied to RESET.
- Without the high voltage (V<sub>ID</sub>) , sector group protection can be achieved by using "Extended Sector Group Protection" command.



#### ■ PACKAGE DIMENSION



# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0309 © FUJITSU LIMITED Printed in Japan