



CEP61A3/CEB61A3


Jan. 2003

N-Channel Logic Level Enhancement Mode Field Effect Transistor

4

FEATURES

- 30V , 60A , $R_{DS(ON)}=12m\Omega$ @ $V_{GS}=10V$.
 $R_{DS(ON)}=19m\Omega$ @ $V_{GS}=4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS ($T_c=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous -Pulsed	I_D	60	A
	I_{DM}	180	A
Drain-Source Diode Forward Current	I_S	60	A
Maximum Power Dissipation @ $T_c=25^{\circ}C$ Derate above $25^{\circ}C$	P_D	75	W
		0.5	W/ $^{\circ}C$
Operating and Storage Temperature Range	T_J, T_{STG}	-65 to 175	$^{\circ}C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2	$^{\circ}C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^{\circ}C/W$

CEP61A3/CEB61A3

4

ELECTRICAL CHARACTERISTICS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ± 20V, V _{DS} = 0V			±100	nA
ON CHARACTERISTICS ^a						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D 250μA	1		3	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = 10V, I _D = 26A		10	12	mΩ
		V _{GS} = 4.5V, I _D = 21A		15	19	mΩ
On-State Drain Current	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	60			A
Forward Transconductance	g _{FS}	V _{DS} = 10V, I _D = 26A		34		S
DYNAMIC CHARACTERISTICS ^b						
Input Capacitance	C _{ISS}	V _{DS} =15V, V _{GS} = 0V f =1.0MHz		1200		pF
Output Capacitance	C _{OSS}			480		pF
Reverse Transfer Capacitance	C _{RSS}			130		pF
SWITCHING CHARACTERISTICS ^b						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 15V, I _D = 48A, V _{GS} = 10V R _{GEN} =24Ω		16	30	ns
Rise Time	t _r			28	50	ns
Turn-Off Delay Time	t _{D(OFF)}			40	90	ns
Fall Time	t _f			73	130	ns
Total Gate Charge	Q _g	V _{DS} = 15V,I _D = 48A V _{GS} = 5V		19	23	nC
Gate-Source Charge	Q _{gs}			5		nC
Gate-Drain Charge	Q _{gd}			9		nC

CEP61A3/CEB61A3

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^a						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}, I_S = 26\text{A}$		0.9	1.3	V

Notes

a. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature

CEP61A3/CEB61A3

4




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEP61A3/CEB61A3

4




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve