											RE	VIS	ION:	S												
LTR						·	ı	DESC	RIP	TION							DATE (YR-MO-DA))A)	APPROVED					
А	Add Upgr CAGE	ade	to	ful	1 m	ilit	ary	temp	oera	ture	e ra	nge.	. С	new hang	des je d	ign raw	ing		198	38 A	PR	15	Who	efen	n and	-
В	Add	cas	e ou	tli	ine	Υ.	Edit	oria	al c	hanç	jes	thro	ough	out					1989 SEPT 19			19	Weekna			
С	vend	Technical changes to table I. Changes to figure vendor CAGE 48257 for device types 02 and 03 changes throughout.									figu 03.	re Ed	l. itor	Add	ed		19	90 /	AUG	9	W	eck	mor	>		
	RRE	EN ⁻	T C	Ά	GE	E C	OE	ÞΕ	67	'26	8	1												1	1	
REV		N	гс	Α	GE	c	OE	ÞΕ	67	26	8															I
REV SHEET		N	T C	A	GE	C	OE	E	67	26	8															
REV SHEET REV		В	В	В		С	OE	DE	67	26	8															
REV SHEET REV SHEET	TATUS	В	В	B 24	В	С	OE	B	67	26	8 C	C	C	В	C	C	В	В	В	В	В	В	В	B	В	
REV SHEET REV SHEET	TATUS	В	B 23	B 24	В	C 26				C			C 8		C 10		_	_	B 14			-	_	_		۰
REV SHEET REV SHEET REV ST	TATUS EETS	В	B 23 RE V	B 24	В	C 26 C	C 2	B 3	C 4	C 5	C 6	7	8		10	11	_	13	14	15	16	17	18	19	20	+-
REV SHEET REV SHEET OF SH	TATUS EETS	B 22	B 23 REV	8 24 ET	В	C 26 C 1 PRE	C 2	B 3	C 4	C 5	C 6		8		10	11	12	13	14	15 NICS	16 SU	17 PPLY	18	19	20	2
REV SHEET REV SHEET REV ST OF SH	TATUS EETS N/A	B 22	B 23 REV SHE	8 24 ET	В	C 26 C PRE CHE	C 2 PARE	B 3 D BY	C 4	C 5	C 6	7	8	9	10	11 DEFE	12 NSE	13 ELEC DAY	14 CTRO TON,	NICS OHIO	16 S SU O 45	17 PPLY	18	19	20	2
REV SHEET REV SHEET REV ST OF SH	TATUS EETS N/A	B 22	B 23 REV SHE	8 24 ET	В	C 26 C PRE CHE	C 2 PARECKEI	B 3 D BY	C 4	C 5	C 6	7 iel	8	9	10	DEFE ROCI	12 NSE	ELECTORY	TON,	NICS OHIO	16 S SU O 45	PPLY 444	18 'CEN	TER	20	2
REV SHEET REV SHEET OF SH PMIC N STA	TATUS EETS N/A NDA MILI DRAN	B 22	B 23 REV	B 24 ' ET	B 25	C 26 C 1 PRE PRE	C 2 PARECKEI	B 3 D BY	C 4	C 5	C 6	7	8	9	10	DEFE ROCI	RCU1	ELECTORY TS, OCES	TON,	NICS OHIO ITA MO	16 S SUI O 45 L, H	PPLY 444 ICMO	18 'CEN S FL C SI	TER OAT LIC	20 ING- ON	2
REV SHEET REV SHEET OF SH PMIC N STA	TATUS EETS N/A NDA MILI DRA	B 22	B 23 REV SHE	B 24 ET D	B 25	C 26 C 1 PRE CHECK	C 2 PARECKEI	B 3 D BY	C 4 JULIAN STATE OF THE STATE	C 5	C 6	7 iel	8	9	10 MICI POII	DEFE ROCI	RCUI	ELECTORY TS, OCES	DIG	NICS OHIO ITA MO	16 S SUI O 45 L, H	PPLY 444 ICMO	18 'CEN S FL C SI	TER OAT LIC	20	2

o U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912


5962-E1770

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with $1.\overline{2.1}$ of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	68881-12	HCMOS floating point coprocessor
02	68881-16	HCMOS floating point coprocessor
03	68881-20	HCMOS floating point coprocessor

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	<u>Case outline</u>
X	P-AB (68-pin, 1.080" x 1.080" x .345"), pin grid array package See figure 1 (68-lead, .960" x .960" x .135"), leaded chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc minimum to 5.5 V dc maximum
7,17 Tilpado	2.0 V dc to 5.25 V dc
Low level input voltage range (V _{IL}): All inputs	GND -0.3 V dc to 0.8 V dc
Minimum high level output voltage	2.4 V dc
Maximum low level output voltage Case operating temperature range (T _C)	-55°C to +125°C

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

DESC FORM 193A SEP 87

± U. S GOVERNMENT PRINTING OFFICE: 1989-749-033

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standarized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962 -8	36021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	•	SHEET 3	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

	TAB	LE I.	Electrical ;	erformance char	acteristi	cs.		· · · · · · · · · · · · · · · · · · ·	,
Test	 Symbol	refer-	Cond	itions T _{C <} +125°C	 Group A sub-	 Device type	Limits		! Unit
	 	ence 1/	lunless other	erwise specified $C \le 5.5 \text{ V} = \frac{2}{2}$			Min 	Max	! !
Input high voltage	AIH				1,2,3	A11	12.0	Vcc	V
Input low voltage	I V I L				1,2,3	 All 	GND -0.3	0.8	V
Input leakage current CLK, RESET, R/W, A0-A4, CS, DS, AS, SIZE	IIN		V _{CC} = 5.5 \	!	1,2,3	A11 		10	μ Α
Hi-Z (off-state) input current DSACKO, DSACKI, DO-D31	ITSI	 	V _{IN} = 2.4 \	f or 0.4 ¥	1,2,3	AII	 -	20	μ Α
Supply current	Icc	 	V _{CC} = 5.5 \	<u>3</u> /	1,3	A]]	! ! !	 190 6 0	l ImA I
Output low current SENSE	IOF		IV _{OL} = GND	4/	 	All	 	500	μA
Output high voltage DSACKO, DSACKI, DO-D31	V _{OH}	 	I _{OH} = -400	μΑ	1,2,3	All	2.4		V
Output low voltage DSACKO, DSACKI, DO-D31	V _{OL}	 	I _{OL} = 5.3 m	1A	1,2,3	A11	! !	0.5	V
Capacitance	CIN	 	(V _{IN} = 0 V, F = 1 MHz),	T _C = +25°C see 4.3.1c	4			20	l pF
Functional testing	 	 	 See 4.3.1d		7,8	 All 	! 	 	
Frequency of operation	f _{MAX}] 	 V _{IH} = 2.4 V See figure	V _{IL} = 0.5 V	9,10,11	01 02 03		 12.5 16.67 20	
Clock period	tcyc	1 1	T } !		9,10,11	01 02 03	 80 60 50	 125 125 80	ns
Clock width low	t _{CL}	2	 		9,10,11	01 02 03	 32 24 20	 87 95 54	ns
See footnotes at end of	table.						_		
STANDARDI			SIZE					· · · · · ·	
MILITARY DRA DEFENSE ELECTRONICS S DAYTON, OHIO	SUPPLY CE			REVISION I	EVEL	5962-86	6021 SHEET	4	

± U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

TABLE I. Electrical performance characteristics - Continued. Wave-Limits Conditions | Group | -55°C < T_C < +125°C | A sub-lunless otherwise specified | groups form Device Uni t Test Symbol |refer-| | type Max lence Min | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} = \frac{2}{}$ 1/ $|V_{IH}| = 2.4 V$, $V_{IL} = 0.5 V$ |See figure 4 Clock width high 3 9,10,11 01 32 87 ns ţСН 02 24 95 20_ 03 54 4 9,10,11 A11 5 Clock fall time ns !t_{CF} Clock rise time 5 |9,10,11| All 5 ns tcr Adoress valid to AS 9,10,11 01 ns ^tayasl 5/ 15 asserted 02 10 Address valid (read) to DS asserted 20 9,10,11 01 6a ns ^tav RDSL 5/ 02 15 03 10 Address valid (write) 9,10,11 01 65 6b ns ^tav WDSL to DS asserted 5/ 50 03 50 AS negated to address invalid 9,10,11 | 01 15 ^tashax ns 6/ 10 02 03 10 DS negated to address 7a 9,10,11 01 15 ns ^tDSHAX invalid 6/ 02 10 10 \overline{CS} asserted to \overline{AS} 9,10,11 8 01 0 t_{CVASL} ns 7/ asserted 02 0 03 -1 CS asserted (read) to 8a 9,10,11 01 0 ns tCVRDSL DS asserted 8/ 02 0 03 CS asserted (write) to 8ь 9,10,11 01 45 t CV WDSL. ns DS asserted 02 35 03 30 $\overline{\mathsf{AS}}$ negated to $\overline{\mathsf{CS}}$ 9 9,10,11 A11 10 ^tASHCX ns negated $\overline{\mathsf{DS}}$ negated to $\overline{\mathsf{CS}}$ 9a 9,10,11 A11 10 ns ^tDSHCX negated See footnotes at end of table. **STANDARDIZED** SIZE Α 5962-86021 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444

С

DESC FORM 193A **SEP 87**

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

8 A .

Electrical performance characteristics - Continued. TABLE I. Wave-Limits Test |Symbol lform Conditions Device Unit Group $| -55^{\circ}\text{C} < \text{T}_{\text{C}} < +125^{\circ}\text{C}$ | A sub-lunless otherwise specified | groups |refer-| A sub- | type lence Min | .Max 1/ $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} = 2/$ V_{IN} = 2.4 V, V_{IL} = 0.5 V |See figure 4 R/W high (read) to AS 10 9,10,11 01 20 t_{RVASL} ns asserted 15 03 10 R/\overline{W} high (read) to \overline{DS} 10a 9,10,11 01 try DSL 20 ns asserted 02 15 03 10 R/W low (write) to DS 10b 9,10,11 01 45 ^tRLSL n s asserted 35 02 03 30 AS negated to R/W low (read) or AS negated to R/W high (write) 11 9,10,11 01 15 ^tashrx ns 02 10 03 10 DS negated to R/W ^td shrx 11a 9,10,11 01 15 ns low (read) DS 02 10 negated to R/W high 03 10 (write) DS width asserted 12 9,10,11 01 ₽DSL 50 ns (write) 02 40 03 38 DS width negated 13 01 50 ^tDSH ns 9/ 02 40 03 38 $\overline{\text{DS}}$ negated to $\overline{\text{AS}}$ t_{DSHASL} 13a 01 40 ns asserted 9/ 10/ 02 30 30 03 CS, DS (read) asserted to data-out valid 9,10,11 01 110 ns tDSLD0 11/ 02 80 60 03 DS (read) negated to 15 |9,10,11| All 0 ns tDSHDO data-out invalid DS (read) negated to 16 01 70 tDSHDZ ns data-out high 9/ 02 50 impedance 03 40 See footnotes at end of table. SIZE **STANDARDIZED** Α 5962-86021 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 C 6

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

to data-in invalid	tDIDSL tDSHDI tSLDAL tDADAS	<u>1</u> / 	Conditions -55°C < T _C < +125°C unless otherwise speci 4.5 V < V _{CC} < 5.5 V V _{IN} = 2.4 V, V _{IL} = 0.5 See figure 4	A sub- fied groups 2/	02 03 	Min 20 15 10	its Max	Unit
(write) asserted DS (write) negated to data-in invalid START true to DSACKO and DSACKI asserted DSACKO asserted to DSACKI asserted (skew) DSACKO to DSACKI (read) asserted to	t _{DSHDI}	17 17 18 18 19 11/12/	$ 4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $ \text{V}_{IN} = 2.4 \text{ V}, \text{V}_{IL} = 0.5$	2/ V 9,10,11 	01	20 15 10	Max	ns
OS (write) negated to data-in invalid START true to DSACKO and DSACKI asserted DSACKO asserted to DSACKI asserted (skew) DSACKO to DSACKI (read) asserted to	t _{DSHDI}	18	V _{IN} = 2.4 V, V _{IL} = 0.5 See figure 4		02 03 01	15 10 1 20		ns
START true to DSACKO and DSACKI asserted DSACKO asserted to DSACKI asserted (skew) DSACKO to DSACKI (read) asserted to	t _{SLDAL}	19		9,10,11			!	l
DSACKO asserted to DSACKI asserted (skew) DSACKO to DSACKI (read) asserted to		11/12/		1	03	15 10	 	ns
DSACKI asserted (skew) DSACKO to DSACKI (read) asserted to	tDADAS	102	-	9,10,11	01 02 03	70 50 35	 	ns
(read) asserted to	1	4/ 13/	-		02	 -20 -15 -10	20 15 10	ns
	t _{DALDO}	20		9,10,11	01 02 03	 	60 50 43	ns
START false to DSACKO and DSACK1 negated	tSHDAH	 21 <u>12</u> /		9,10,11 	 01 02 03	 	 70 50 40	ns
START false to DSACKO and DSACKI high impedance	t _{SJDAZ}	22 9/ <u>12</u> /	- -		01 02 03	 	90 70 55	ns
START true to clock high (sync read)	^t DSLCH	23 12/14/		9,10,11	 All 	0] 	ns
Clock low to data-out valid (sync read)	tCLDO	24 <u>14/</u>		 9,10,11 	 01 02 03		 140 105 80	ns
See footnotes at end of t	table.							
STANDARDIZ			SIZE					
MILITARY DRA DEFENSE ELECTRONICS S DAYTON, OHIO 4	SUPPLY CE		A	ION LEVEL	5962-86	5021 SHEET	7	

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

TABLE I. Electrical performance characteristics - Continued. Limits |Wave-Uni t Test Symbo1 form Conditions |Group Device | -55°C < T_C < +125°C | A sub-|unless otherwise specified | groups |A sub- | type refer-Min | Max lence 1/ $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} \quad 2/$ |V_{IN} = 2.4 V, V_{IL} = 0.5 V |See figure 4 START true to data-out t_{DSSLDO} 25 19,10,11 01 1.5 | 140+ ns valid (sync read) 2.5 tcyc 14/ tcyc 15/ 02 1.5 | 105+ 2.5 tcyc tcyc 03 1 80+ 1.5 t_{cyc} 1 2.5 tcyc Clock low to DSACKO and DSACKI asserted 9,10,11 01 100 26 ns tCLDAL 14/ 02 | 75 | 55 (sync read) 03 START true to DSACKO and DSACKI asserted t_{DSLDAL} 27 9,10,11 01 100+ ns 2.5 | (sync read) 14/ tcyc 15/ 75+ 02 2.5 tcyc 55+ 03 2.5 t_{cyc}

See footnotes on next page.

STANDARDIZED

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-86021

REVISION LEVEL
C

SHEET

DESC FORM 193A SEP 87

½ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

- The waveform reference number refers to the position where the parameter appears on figure 3.
- $T_C = -55$ °C and +125°C in a power off condition under thermal soak for 4 minutes minimum or until thermal equilibrium. Electrical parameters are tested instant on 100 ms after power is applied.
- 3/ All outputs unloaded except for load capacitance. Clock at f_{MAX} . Part in reset.
- 4/ Cannot be tested. Provided for system design purposes only.
- If the $\overline{\text{SIZE}}$ pin is not strapped to either V_{CC} or GND, it must have the same setup times as do addresses plus 5 ns.
- If the $\overline{\text{SIZE}}$ pin is not strapped to either V_{CC} or GND, it must have the same hold times as do addresses.
- 7/ $\overline{\text{CS}}$ must either be asserted or negated when $\overline{\text{AS}}$ is asserted.
- 8/ $\overline{\text{CS}}$ must either be asserted or negated when $\overline{\text{DS}}$ is asserted (read).
- 9/ As a minimum, tested initially and after design or process changes only.
- This specification only applies to systems in which back-to-back accesses (read-write or write-write) of the coprocessor interface operand register can occur. When the device is used as a coprocessor to the main processor, this can occur when the addressing mode is immediate.
- 11/ These specifications only apply if the device had completed all operations initiated by the termination of the previous bus cycle when $\overline{ extstyle DS}$ was negated. Bus cycles which initiate operations in this manner are:

Write to coprocessor interface control register LSB Write to coprocessor interface restore register LSB

Last write to coprocessor interface operand register LSB during restore with "busy" state

size.

First read to coprocessor interface operand register LSB during save "idle" or "busy" state


Following one of these bus cycles, all operations are completed within four clocks after $\overline{ extsf{DS}}$ is negated. If an asynchronous read/write bus cycle is attempted prior to the completion of these operations, the new bus cycle is postponed by DSACKO-DSACKI (and data for reads) being withheld. DSACKO-DSACKI (and data for reads) are also withheld on asynchronous reads/writes of the coprocessor interface operand register and register selector register when the MPU overturns the device. Since the devices clock may be much slower than the MPUs clock, these registers could be empty/full when the MPU attempts to read/write.

- 12/ START is not an external signal, rather, it is the logical condition that indicates the start of an access. The logical equation for this condition is: $\overline{START} = \overline{CS} + \overline{AS} + (R/W + \overline{DS})$.
- 13/ This number can be reduced to 5 ns if DSACKO and DSACKI have equal loads.
- Synchronous reads occur only when the coprocessor interface save register or response register 14/ locations are read.
- 15/ Value depends on actual clock input waveform used and not clock input specifications.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-	-86021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	9

DESC FORM 193A **SEP 87**

★ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033



w U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

Case outline Y							
Dim	Inch	nes	 Millime	ters	Note		
	Min	Max	Min	Max			
A	 	.135		3.43			
A ₁	.015 .038		0.38	0.96			
В	.013 .025		0.33	0.64	4		
С	.004	.010	0.10	0.25	4		
D, E	1.130	1.150	28.70	29.21			
D ₁ , E ₁	.935	.960	23.75	24.38	3		
D ₂ , E ₂	1 .800	BSC	20.				
D3	1.080	ТҮР	27.	.43			
е	.050	D BSC	1.	.27			
L	.022	.038	0.56	0.96			
N	68 	3	68	7			
R	.012	ТҮР	 0.	.30			

NOTES:

- 1. Dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- 3. D_1 and E1 dimensions do not include particles of package material. Such particles shall not exceed .010 inch.
- Maximum lead thickness includes all lead finishes. Minimum dimension is base material.
 A pin one identification mark shall be located adjacent to pin one within the shaded area


- 6. Controlling dimension: Inch.7. Dimension N is the number of terminal leads.8. Corner chamfers, notches, or both are optional.

FIGURE 1. Dimensions and configuration - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A	5962	-86021
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11


DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033





☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547






Powered by ICminer.com Electronic-Library Service CopyRight 2003






± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547



 α U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547



☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with ML-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\rm IN}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
 - d. Subgroups 7 and 8 functional testing shall include verification of instruction set. The instruction set forms a part of the vendor's test tape and shall be maintained and available from the approved sources of supply.

STANDARDIZED MILITARY DRAWING	SIZE A		5962 -8	36021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	20

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1, 7, 9
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8 (+125°C), 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	 2,7, 8 (+125°C), 9,10

PDA applies to subgroup 1. Subgroup 11, if not tested, shall be guaranteed to the specified limits in table I.

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE Α 5962-86021 **REVISION LEVEL** SHEET 21

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86021	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET	22

6.6 Symbols, definitions, and funtional descriptions. The symbols, definitions, and functional description for this device shall be as follows:

Signal summary.

Signal name	Mnemonic	Input/ output 	Active state	Three-state
Address bus	A0-A4	Input	[High 	1
Data bus	DO-D31	Input/output	 High 	Yes
Size	SIZE	Input	Low	
Address strobe	ĀS	 Input 	Low	
Chip select	CS	Input	Low	
Read/write	R/₩	 Input 	 High/low 	
Data strobe	DS	 Input 	Low]
Data transfer and size acknowledge	DSACKO, DSACKI	 Output 	Low	
Reset	RESET	 Input 	Low	1
Clock	CLK	 Input 		
Sense device	SENSE	 Input/output 	Low	i No
Power input	Y _{CC}	 Input 		
Ground	GND 	 Input 	!	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-	5962-86021		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 2:	3	

DESC FORM 193A SEP 87

⇒ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

Address bus (AO through A4). These active-high address line inputs are used by the main processor to select the coprocessor interface register locations located in the CPU address space. When the device is configured to operate over an 8-bit system data bus, the AO pin is used as an address lead for byte accesses of the coprocessor interface registers. When the device is configured to operate over a 16- or 32-bit system data bus, both the AO and STZE pins are strapped high and/or low as listed in table 1.

Data bus (DO through D31). This 32-bit, bidirectional, three-state bus serves as the general-purpose data path between the main processor and the device. Regardless of whether the device is operated as a coprocessor or a peripheral processor, all interprocessor transfers of instruction information, operand data, status information, and requests for service occur as standard similar family bus cycles. The device may be configured to operate over an 8-, 16-, or 32-bit system data bus. Depending upon the system data bus configuration, both the AO and SIZE pins are configured specifically for the applicable bus configuration. (Refer to the address bus (AO through A5) and size (SIZE) for further details.)

Size (SIZE). This active low input signal is used in conjunction with the AO pin to configure the device for operation over an 8-, 16-, or 32-bit system data bus. When the device is configured to operate over a 16- or 32-bit system data bus, both the SIZE and AO pins are strapped high and/or low as listed in table I.

Address strobe (\overline{AS}). This active low input signal indicates that there is a valid address on the address bus, and both the chip select (\overline{CS}) and read/write ($\overline{R/W}$) signal lines are valid.

Chip select (CS). This active low input signal enables the main processor access to the device coprocessor interface registers. When operating the device as a peripheral processor, the chip select decode is system dependent (i.e., like the chip select on any peripheral). The CS signal must be valid when AS is asserted.

Read/write (R/\overline{W}) . This active low input signal indicates the direction of a bus transaction (read/write) by the main processor. A logic high (1) indicates a read from the device, and a logic low (0) indicates a write to the device. The R/W signal must be valid when \overline{AS} is asserted.

Data strobe (DS). This active low input signal indicates that there is valid data on the data bus during a write bus cycle.

Data transfer and size acknowledge (DSACKO, DSACKI). These active-low, three-state output signals indicate the completion of a bus cycle to the main processor. The device asserts either one or both of the DSACKO and DSACKI signals upon receipt of a CS assertion. If the bus cycle is a main processor read, the device asserts DSACKO and DSACKI signals to indicate that the information on the data bus is valid. (Both DSACK signals may be asserted in advance of the valid data being placed on the bus.) If the bus cycle is a main processor write to the device, DSACKO and DSACKI are used to acknowledge acceptance of the data by the device. The device also uses DSACKO and DSACKI signals to dynamically indicate to the main processor to "port" size (system data bus width) on a cycle-by-cycle basis. Depending upon which of the two DSACK pins are asserted in a given bus cycle, the main processor will assume data has been transferred to/from an 8-, 16-, or 32-bit wide data port. Table I lists the DSACK assertions that are used by the device for the various bus cycles over the various system data bus configurations. Table I indicates that all accesses where A4 equals zero are to 16-bit registers. The device implements all 16-bit coprocessor interface registers on data lines D16-D31; the main processor expects 16-bit registers that are located in a 32-bit port at odd word addresses (A1 = 1) to be implemented on data lines D0-D15. For accesses to these registers when configured for 32-bit bus operation, the device generates DSACK signals as listed in table I to inform the main processor of valid data on D16-D31 instead of D0-D15. An external holding register is required to maintain both DSACKO and DSACKI high between bus cycles. The DSACKO and DSACKI lines are actively pulled up (negated) by the device following the rising edge of AS and both DSACKI lines are then three-stated (high-impedance state) to avoid interference with the next bus cycle.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-86021 REVISION LEVEL B 44

DESC FORM 193A SEP 87

& U. S. GOVERNMENT PRINTING OFFICE: 1988 - 550-547

Reset $(\overline{\text{RESET}})$. This active-low input signal causes the device to initialize the floating-point data registers to nonsignaling not-a-numbers (NANs) and clears the floating-point control, status, and instruction address registers. When performing a power-up reset, the external circuitry should keep the RESET line asserted for a minimum of four clock cycles after VCC is within tolerance. This assures correct initialization of the device when power is applied. For compatibility with all family devices, 100 milliseconds should be used at the minimum. When performing a reset after the device V_{CC} has been within tolerance for more than the initial power-up time, the RESET line must have an asserted pulse width which is greater than two clock cycles. For compatibility with all similar family devices, 10-clock cycles should be used as the minimum. Clock (CLK). The device clock input is a TTL-compatible signal that is internally buffered for development of the internal clock signals. The clock input must be a constant frequency square wave. Sense device (SENSE). This pin may optionally be used as an additional GND pin, or as an indicator to external hardware that the device is present in the system. This signal is internally connected to the GND of the die, but it is not necessary to connect it to the external ground for correct device operation. If a pull-up resistor is connected to this pin, external hardware may sense the presence of the device in a system. If the pin floats high, then the coprocessor is not installed; while the pin will be pulled low if the device is installed in the system. Power (V_{CC} and GND). These pins provide the supply voltage and system reference level for the internal circuitry of the device. Care should be taken to reduce the noise level on these pins with appropriate capacitive decoupling. SIZE STANDARDIZED Α 5962-86021 MILITARY DRAWING REVISION LEVEL **DEFENSE ELECTRONICS SUPPLY CENTER** SHEET DAYTON, OHIO 45444 25 В

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

6.7 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

 Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8602101XX	2/	 68881-12/BZAJC
 5962-8602102XX 5962-8602102XX 5962-8602102XX	04713	68881-16/BZAJC 68881-16/BYCJC TS68881MRB/C16
5962-8602103XX 5962-8602103YX 5962-8602103XX	04713 48257	68881-20/BZAJC 68881-20/BYCJC TS68881MRB/C20

^{1/} Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2/ Inactive for new design. Not available from an approved source of supply.

Vendor CAGE number

Vendor name and address

04713

Motorola, Incorporated 5005 E. McDowell Road Phoenix, AZ 85008 Point of contact: 2100 E. Elliot Rd.

Tempe, AZ 85283

48257

Thomson Electron Tubes and Devices Corporation 40 G Commerce Way Totowa, NJ 07511

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 5962-86021 **REVISION LEVEL** SHEET 26

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

019411 _ _ _