



128Kx32 SRAM MODULE

FEATURES


- Access Times of 25 to 45nS
- MIL-STD-883 Compliant Devices Available
- Rad Tolerant Devices Available
- Packaging
 - 66-pin, PGA Type, 1.185 inch square Hermetic Ceramic HIP (Package 401), SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP (Package 501), SMD Number 5962-95595
 - 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") (Package 502)
 - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XXH - 13 grams typical
 - WS128K32-XG4X - 20 grams typical
- Each of these devices is upgradeable to 512Kx32

4

SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XXH, SMD 5962-93187


TOP VIEW




PIN DESCRIPTION




I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



**FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4X, SMD 5962-95595****TOP VIEW****PIN DESCRIPTION**


I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE	Write Enable
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM**FIG. 3 PIN CONFIGURATION FOR WS128K32-XG2X****TOP VIEW**

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

TRUTH TABLE

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE ₁₋₄ capacitance HIP (PGA) CQFP G4 CQFP G2	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20 50 20	pF
CS ₁₋₄ capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Sym	Conditions	-25		-35		-45		Units
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10	μA
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}$, $\overline{OE} = V_{IH}$, V _{OUT} = GND to V _{CC}		10		10		10	μA
Operating Supply Current x 32 Mode	I _{CC} x 32	$\overline{CS} = V_{IL}$, $\overline{OE} = V_{IH}$, f = 5MHz, V _{CC} = 5.5		500		500		420	mA
Standby Current	I _{SB}	$\overline{CS} = V_{IH}$, $\overline{OE} = V_{IH}$, f = 5MHz, V _{CC} = 5.5		60		60		60	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4		2.4		2.4		V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

DATA RETENTION CHARACTERISTICS

(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	-25			-35			-45			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		0.5	8.0		0.5	8.0		0.5	8.0	mA
	I _{CCDR2}	V _{CC} = 2V		0.25	4.0		0.25	4.0		0.25	4.0	mA

**AC CHARACTERISTICS**
($V_{CC} = 5.0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)


Parameter	Symbol	-25		-35		-45		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	25		35		45		nS
Address Access Time	tAA		25		35		45	nS
Output Hold from Address Change	tOH	5		5		5		nS
Chip Select Access Time	tACS		25		35		45	nS
Output Enable to Output Valid	tOE		15		20		25	nS
Chip Select to Output in Low Z	tCLZ ¹	5		5		5		nS
Output Enable to Output in Low Z	tOLZ ¹	5		5		5		nS
Chip Disable to Output in High Z	tCHZ ¹		12		15		20	nS
Output Disable to Output in High Z	tOHZ ¹		12		15		20	nS

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
($V_{CC} = 5.0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol	-25		-35		-45		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	25		35		45		nS
Chip Select to End of Write	tcw	20		30		40		nS
Address Valid to End of Write	tAW	20		30		40		nS
Data Valid to End of Write	tdw	15		18		20		nS
Write Pulse Width	tWP	20		30		40		nS
Address Setup Time	tAS	0		0		0		nS
Address Hold Time	tAH	0		0		0		nS
Output Active from End of Write	tOW ¹	5		5		5		nS
Write Enable to Output in High Z	tWHZ ¹		10		15		15	nS
Data Hold from Write Time	tDH	0		0		0		nS

1. This parameter is guaranteed by design but not tested.

FIG. 4
AC TEST CIRCUIT**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



FIG. 5
TIMING WAVEFORM - READ CYCLE






FIG. 6
WRITE CYCLE - $\overline{WE}$ CONTROLLED



WRITE CYCLE 1, $\overline{WE}$ CONTROLLED ($\overline{OE} = V_{IH}$)

FIG. 7
WRITE CYCLE - $\overline{CS}$ CONTROLLED



WRITE CYCLE 2, $\overline{CS}$ CONTROLLED ($\overline{OE} = V_{IH}$)



ORDERING INFORMATION

W S 128K 32 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H = Ceramic Hex-In-line Package, HIP (Package 401)

G2 = 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4 = 40 mm Ceramic Quad Flat Pack, CQFP (Package 501)

G4T = 40 mm Low Profile CQFP (Package 502)

ACCESS TIME in nS

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

4

SRAM MODULES

Device Type	Speed	Package	SMD Number
128K x 32 SRAM Module	45nS	66 pin HIP	5962-93187 06HXX
128K x 32 SRAM Module	35nS	66 pin HIP	5962-93187 07HXX
128K x 32 SRAM Module	25nS	66 pin HIP	5962-93187 08HXX
128K x 32 SRAM Module	45nS	68 pin CQFP	5962-95595 06HXX
128K x 32 SRAM Module	35nS	68 pin CQFP	5962-95595 07HXX
128K x 32 SRAM Module	25nS	68 pin CQFP	5962-95595 08HXX