IP4791CZ12

$\frac{\text{HDMI ESD protection, level shifter and back drive protection}}{\text{Rev. } 01-1 \text{ April } 2010} \qquad \qquad \qquad \text{Objective data sheet}$

1. General description

The IP4791CZ12 is designed for mobile HDMI transmitter interface protection and it includes level shifting for the DDC, CEC, hot plug signal and back drive protection. In addition, all signals are protected by high-level ESD diodes.

The level shifting function is required to protect the I/Os against over voltages when the transmitter operates at a supply voltage lower than the external devices. The IP4791CZ12 contains active buffers to provide the level shifting function, hot plug detect input and the CEC pull up current source.

The ESD diodes provide protection from ESD voltages up to ± 8 kV, according to the IEC 61000-4-2, level 4 Standard.

2. Features and benefits

- HDMI 1.3 compliant
- Pb-free and RoHS compliant (Dark Green compliant)
- Robust ESD protection without degradation after multiple ESD strikes
- Low leakage even after several hundred ESD discharges
- Bidirectional level shifting buffer provided for DDC clock and data channels
- Back drive protection
- Power management
- CEC pull-up current source and level shifting buffer
- Hot Plug detect module with pull down resistor
- Matched 0.4 mm trace spacing for HDMI Type C connector

3. Applications

The IP4791CZ12 can be used with a range of HDMI transmitter devices including:

- Personal computer
- Notebook
- Mobile phone
- DV camcorder
- Digital still camera
- MP3 player




4. Ordering information

Table 1. Ordering information


Type number	Package	Package		
	Name	Description	Version	
IP4791CZ12	HXSON12	plastic, thermal enhanced extremely thin small outline package; no leads; 12 terminals; body $2.1 \times 2.5 \times 0.5$ mm	SOT1156-1	

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
CEC_IN	1	CEC system side
DDC_CLK_IN	2	DDC clock system side
DDC_DAT_IN	3	DDC data system side
V _{CC_LOW}	4	supply voltage, low voltage side for level shifting
HDMI_5V0_IN	5	5 V line from main supply
HOTPLUG_DET_OUT	6	hot plug detect system side
HOTPLUG_DET_IN	7	hot plug detect connector side
HDMI_5V0_OUT	8	5 V line to HDMI connector
ACTIVE	9	power saving mode
DDC_DAT_OUT	10	DDC data connector side
DDC_CLK_OUT	11	DDC clock connector side
CEC_OUT	12	CEC connector side
GND	Pad	ground

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{ESD}	electrostatic discharge voltage	signal pins to ground:				
		at HDMI/DVI connector side	<u>[1]</u>	-8	+8	kV
		all pins - machine model	[2]	-200	+200	V
		all pins - human body model	<u>[3]</u>	-2	+2	kV
V_{CC}	supply voltage			GND - 0.5	5.5	V
V_{I}	input voltage			GND - 0.5	5.5	V
P _{tot}	total power dissipation	ACTIVE = HIGH; DDC operating at 100 kHz, 50% duty cycle; CEC operating at 1 kHz, 50% duty cycle.	<u>[4]</u>	-	30	mW
		disable: HDMI cable not connected, pin ACTIVE = LOW, DDC bus in idle mode.		-	1	mW
T _{stg}	storage temperature			-55	+125	°C
T _{amb}	ambient temperature			-40	+85	°C

^[1] IEC 61000-4-2, level 4, contact

^[2] Machine Model (MM) according to JESD22-A115-A.

^[3] Human Body Model (HBM) according to JESD22-A-J114D.

^[4] Including the current through the internal pull-up resistors.

8. Characteristics

Table 4. Supplies

 $GND = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C; \ unless \ otherwise \ specified.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC(5V0)}$	supply voltage (5.0 V)		4.5	5.0	5.5	V
V _{CC(1V8)}	supply voltage (1.8 V)		1.62	1.8	3.63	V

Table 5. Static characteristics

 $V_{CC(5V0)} = 5.0 \text{ V}; V_{CC(1V8)} = 1.8 \text{ V}; \text{ GND} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}; \text{ unless otherwise specified.}$

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
HDMI_5	V0_OUT						
R _{dyn}	dynamic resistance		[1]				
		positive transient		-	1.0	-	Ω
		negative transient		-	0.90	-	Ω
V _{CL}	clamping voltage	channel clamping positive transient; 8 kV, 100 ns, IEC 61000, level 4, contact		-	8.0	-	V
ACTIVE							
V _{IH}	HIGH-level input voltage		[2]	1.2	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.8	V
R _{pd}	pull-down resistance			60	100	140	kΩ
DDC buf	fer - connector side (pin	10 and pin 11) [2]					
V _{IH}	HIGH-level input voltage			$0.7 \times V_{CC(5V0)}$	-	5.5	V
V_{IL}	LOW-level input voltage			-0.5	-	$0.3 \times V_{CC(5V0)}$	V
V_{IK}	input clamping voltage	$I_{I} = -18 \text{ mA}$		-	-	-1.2	V
V_{OL}	LOW-level output voltage	internal pull-down current		-	0.3	0.4	V
V_{OH}	HIGH-level output voltage			$V_{CC(5V0)} - 0.02$	-	$V_{CC(5V0)} + 0.02$	V
C _{IO}	input/output capacitance	$V_{CC(5V0)} = 0 \text{ V}; V_{CC(1V8)} = 0 \text{ V}; V_{bias} = 2.5 \text{ V}; AC input = 3.5 \text{ V} peak-to-peak; frequency 100 kHz}$	[3]	-	8	10	pF
R _{pu}	pull-up resistance			1.70	1.85	2.0	$k\Omega$
DDC buf	fer - system side (pin 2 a	and pin 3) ^[2]					
V_{IH}	HIGH-level input voltage			$0.26 \times V_{CC(1V8)}$	-	-	V
V_{IL}	LOW-level input voltage			-	-	$0.20 \times V_{CC(1V8)}$	V
V_{IK}	input clamping voltage	$I_I = -18 \text{ mA}$		-	-	-1.2	V
V_{OL}	LOW-level output voltage			-	-	$0.28 \times V_{CC(1V8)}$	V
V _{OH}	HIGH-level output voltage			V _{CC(1V8)} - 0.02	-	$V_{CC(1V8)} + 0.02$	V
C _{IO}	input/output capacitance	$V_{CC(5V0)} = 0 \text{ V}; V_{CC(1V8)} = 0 \text{ V}; V_{bias} = 2.5 \text{ V}; AC input = 3.5 \text{ V} peak-to-peak; frequency 100 kHz}$	[3]	-	6	7	pF
R _{pu}	pull-up resistance			3.2	3.65	4.1	kΩ

 Table 5.
 Static characteristics ...continued

 $V_{CC(5V0)} = 5.0 \text{ V}; V_{CC(1V8)} = 1.8 \text{ V}; \text{ GND} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}; \text{ unless otherwise specified.}$

Values = 2.5 V; AC input = 3.5 V peak-to-peak; frequency 100 kHz V _I II. HIGH-level input voltage 2.0 - - V V _I I. LOW-level input voltage - 0.80 V V _O B. HIGH-level output voltage 2.88 3.3 3.63 V V _{OL} bull-level output voltage I _{OL} = 1.5 mA 2.88 3.3 3.63 V R _{Pu} pull-up resistance 23.4 26.0 28.6 KΩ CECINIE Cio Input/output capacitance VCC(SVO) = 0 V; VCC(IVS) = 0 V; VCC(IVS) = 0 V; VCC(IVS) 2 - A PF Cio Input/output voltage VCC(SVO) = 0 V; VCC(IVS) = 0 V; VCC(IVS) 0.26 × VCC(IVS) - - V V V V - - V V V V - - V V V - V V - - V V - - 0.20 × VCC(IVS) V V V - - 0.20 × VCC(IVS) V <th>Symbol</th> <th>Parameter</th> <th>Conditions</th> <th></th> <th>Min</th> <th>Тур</th> <th>Max</th> <th>Unit</th>	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Values = 2.5 V; AC input = 3.5 V peak-to-peak; frequency 100 kHz VII. HIGH-level input voltage 2.0 - - V VII. LOW-level input voltage 2.88 3.3 3.63 V VOI. HIGH-level output voltage 2.88 3.3 3.63 V VOI. LOW-level output voltage 10.1 ± 1.5 mA 2.34 26.0 28.6 KΩ CEC IN 12 CEC IN 2 Cio input/output capacitance VCC(5V0) = 0 V; VCC(1V3) = 0 V; VCC(1V3) = 0 V; VCC(1V3) = 0 V; VCC(1V3) 2 2 2.6 2 8.6 KΩ CEC IN 12 HIGH-level input voltage VCC(5V0) = 0 V; VCC(1V3) = 0 V; VCC(1V	CEC_O	JT [<u>2]</u>						
Vi	C _{IO}		$V_{\text{bias}} = 2.5 \text{ V}$; AC input = 3.5 V	[3]	-	8	10	pF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V_{IH}	HIGH-level input voltage			2.0	-	-	V
$V_{OL} \ \ \ \ \ \ \ \ \ \ \ \ \ $	V_{IL}	LOW-level input voltage			-	-	0.80	V
Notage	V _{OH}				2.88	3.3	3.63	V
CEC_IN IS Cio input/output capacitance VCC(5V0) = 0 V; VCC(1V8) = 0 V; Vbias = 2.5 V; AC input = 3.5 V peak-to-peak; frequency 100 kHz Image: Composition of the peak of t	V _{OL}	•	I _{OL} = 1.5 mA		-	0.3	0.4	V
Cio input/output capacitance $V_{CC(SV0)} = 0 \ V; V_{CC(1V8)} = 0 \ V; V_{Dias} = 2.5 \ V; AC input = 3.5 \ V_{peak-to-peak; frequency 100 \ kHz}$ 3 - 6 7 pF VIII HIGH-level input voltage 0.26 \times V_{CC(1V8)} - - V VIII LOW-level input voltage - - 0.20 \times V_{CC(1V8)} V VOH HIGH-level output voltage - - 0.28 \times V_{CC(1V8)} V VOL LOW-level output voltage - - 0.28 \times V_{CC(1V8)} V Rpu pull-up resistance 8.5 10.0 11.5 k\times HOTPLUG_DET_IN [2] VIII LOW-level input voltage 2.0 - - V ViII LOW-level input voltage - 60 100 140 k\times Ci input capacitance V _{CC(5V0)} = 0 V; V _{CC(1V8)} = 0 V; V _{CC(1V8)} = 0 V; V _{CC(1V8)} - - 0.8 10 pF HOTPLUG_DET_OUT [2] Voltage Input capacitance Input capacitance Input capacitance 0.7 \times V _C	R _{pu}	pull-up resistance			23.4	26.0	28.6	kΩ
Capacitance V _{bias} = 2.5 V; AC input = 3.5 V peak-to-peak; frequency 100 kHz VIH HIGH-level input voltage 0.26 × V _{CC(1V8)} - V VIL LOW-level input voltage - 0.20 × V _{CC(1V8)} V VOH HIGH-level output voltage VCC(1V8) - 0.02 VCC(5V0) + 0.02 V VOL LOW-level output voltage 8.5 10.0 11.5 k\Omega HOTPLUG_DET_IN [2] VIH HIGH-level input voltage 2.0 - V V VIL LOW-level input voltage 2.0 - 0.8 V Rpd pull-down resistance 60 100 140 k\Omega Ci input capacitance V _{CC(5V0)} = 0 V; V _{CC(1V8)} = 0 V; V _{CC(1V8)} = 0 V; V _{Vbias} = 2.5 V; AC input = 3.5 V peak-to-peak; frequency 100 kHz 3 10 pF HOTPLUG_DET_OUT [2] VOH HIGH-level output voltage 0.1 mA 0.7 × V _{CC(1V8)} - - - V VOL LOW-level output voltage 10L = 1 mA 0.7 × V _{CC(1V8)} - - - V	CEC_IN	[2]						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C _{IO}	·	$V_{\text{bias}} = 2.5 \text{ V}$; AC input = 3.5 V	[3]	-	6	7	pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{IH}	HIGH-level input voltage			$0.26 \times V_{CC(1V8)}$	-	-	V
$V_{OL} LOW-level \ output \ voltage$ $R_{pu} pull-up \ resistance \qquad \qquad 8.5 \qquad 10.0 11.5 \qquad k\Omega$ $HOTPLUG_DET_IN \ 2$ $V_{IH} HIGH-level \ input \ voltage \qquad \qquad 2.0 \qquad - \qquad - \qquad V$ $V_{IL} LOW-level \ input \ voltage \qquad \qquad - \qquad - \qquad 0.8 \qquad V$ $R_{pd} pull-down \ resistance \qquad \qquad 60 \qquad 100 \qquad 140 \qquad k\Omega$ $C_{i} input \ capacitance \qquad \qquad V_{CC(5V0)} = 0 \ V; \ V_{CC(1V8)} = 0 \ V; \ V_{bias} = 2.5 \ V; \ AC \ input = 3.5 \ V_{peak-to-peak; \ frequency \ 100 \ kHz}$ $HOTPLUG_DET_OUT \ 2$ $V_{OH} HIGH-level \ output \ voltage \qquad \qquad 0.7 \times V_{CC(1V8)} - \qquad V$ $V_{OL} LOW-level \ output \qquad I_{OL} = 1 \ mA \qquad \qquad 0.7 \times V_{CC(1V8)} - \qquad V$ $V_{OL} LOW-level \ output \ voltage \qquad \qquad I_{OL} = -1 \ mA \qquad \qquad - \qquad 200 300 \qquad mV$	V_{IL}	LOW-level input voltage			-	-	$0.20 \times V_{CC(1V8)}$	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{OH}				$V_{CC(1V8)} - 0.02$	-	$V_{CC(5V0)} + 0.02$	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{OL}	•			-	-	$0.28 \times V_{CC(1V8)}$	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{pu}	pull-up resistance			8.5	10.0	11.5	kΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HOTPLU	JG_DET_IN [2]						
$\begin{array}{llllllllllllllllllllllllllllllllllll$	V_{IH}	HIGH-level input voltage			2.0	-	-	V
C _i input capacitance $V_{CC(5V0)} = 0 \text{ V}; V_{CC(1V8)} = 0 \text{ V}; V_{Dias} = 2.5 \text{ V}; AC \text{ input} = 3.5 \text{ V}; AC $	V_{IL}	LOW-level input voltage			-	-	0.8	V
$V_{\text{bias}} = 2.5 \text{ V; AC input} = 3.5 \text{ V}$ $\text{peak-to-peak; frequency } 100 \text{ kHz}$ $V_{\text{OH}} \text{HIGH-level output voltage} \qquad I_{\text{OL}} = 1 \text{ mA} \qquad 0.7 \times V_{\text{CC}(1V8)} - V_{\text{CC}(1V8)} V_{\text{OL}} V_{\text{OL}$	R_{pd}	pull-down resistance			60	100	140	kΩ
V_{OH} HIGH-level output voltage $I_{OL} = 1 \text{ mA}$ $0.7 \times V_{CC(1V8)}$ $V_{CC(1V8)}$ V VOL LOW-level output voltage $I_{OL} = -1 \text{ mA}$ - $V_{CC(1V8)}$ - $V_{CC(1V8$	C _i	input capacitance	$V_{\text{bias}} = 2.5 \text{ V}$; AC input = 3.5 V	[3]	-	8	10	pF
voltage	HOTPLU	JG_DET_OUT [2]						
voltage	V _{OH}	· · · · · · · · · · · · · · · · · · ·	I _{OL} = 1 mA		$0.7 \times V_{CC(1V8)}$	-	-	V
R_{pd} pull-down resistance 60 100 140 $k\Omega$	V _{OL}		$I_{OL} = -1 \text{ mA}$		-	200	300	mV
	R_{pd}	pull-down resistance			60	100	140	$k\Omega$

^[1] ANSI-ESDSP5.5.1-2004, ESD sensitivity testing TLP component level method 50 TDR.

^[2] The device is active if the input voltage at pin ACTIVE is above the HIGH level.

^[3] This parameter is guaranteed by design.

Table 6. Dynamic Characteristics


 $V_{CC(5V0)} = 5.0 \text{ V}; V_{CC(1V8)} = 1.8 \text{ V}; \text{ GND} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}; \text{ unless otherwise specified.}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DDC_DAT_IN	N, DDC_CLK_IN, DDC_	DAT_OUT, DDC_CLK_OUT				
t _{PLH}	LOW to HIGH propag	gation delay system side to connector side Figur	<u>e 3</u> [1] -	80	-	ns
t _{PHL}	HIGH to LOW propag	gation delay system side to connector side Figur	<u>e 3</u> [1] -	80	-	ns
t _{PLH}	LOW to HIGH propag	gation delay connector side to system side Figur	<u>e 4</u> [1] -	100	-	ns
t _{PHL}	HIGH to LOW propag	gation delay connector side to system side Figur	<u>e 4</u> [1] -	90	-	ns
t _{TLH}	LOW to HIGH transiti	ion time connector side Figure 5	<u>[1]</u> _	150	-	ns
t _{THL}	HIGH to LOW transiti	ion time connector side Figure 5	<u>[1]</u> _	100	-	ns
t _{TLH}	LOW to HIGH transiti	ion time system side Figure 6	<u>[1]</u> _	300	-	ns
t _{THL}	HIGH to LOW transiti	ion time system side Figure 6	<u>[1]</u> _	80	-	ns

^[1] All dynamic measurements are done with a 50 pF load. Rise times are determined by internal pull-up resistors.

AC waveforms

9.1 DDC propagation delay



Propagation delay DDC, DDC system side to DDC connector side






Fig 4. Propagation delay DDC, DDC connector side to DDC system side

9.2 DDC transition time






10. Application information

10.1 HDMI source

The IP4791CZ12 simplifies the application of a mobile HDMI source.

No external components are needed for the application to adapt the HDMI port to the HDMI transmitter.

Note: The 5 V supply voltage must be in the range 4.8 V to 5.3 V to pass the HDMI compliance test.



(1) The TDMS lines are 100 Ω differential impedance transmission lines which pass underneath the chip without being interrupted by it.

Fig 7. HDMI transmitter application

11. Package outline




Fig 8. Package outline SOT1156-1 (HXSON12)

IP4791CZ12_1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

12. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

12.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

12.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

12.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

IP4791CZ12_1

12.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 9</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

Table 7. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 9.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

13. Abbreviations

Table 9. Abbreviations

Acronym	Description
CEC	Consumer Electronic Control
DDC	Data Display Channel
ESD	ElectroStatic Discharge
HDMI	High Definition Multimedia Interface
RoHS	Restriction of Hazardous Substances
TDMS	Transition Minimized Differential Signalling

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
IP4791CZ12_1	20100401	Objective data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability,

IP4791CZ12 1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

IP4791CZ12

HDMI interface protection for mobile applications

damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

IP4791CZ12

HDMI interface protection for mobile applications

17. Contents

1	General description 1
2	Features and benefits
3	Applications
4	Ordering information
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Limiting values 4
8	Characteristics 5
9	AC waveforms 8
9.1	DDC propagation delay 8
9.2	DDC transition time 9
10	Application information 10
10.1	HDMI source 10
11	Package outline 11
12	Soldering of SMD packages 12
12.1	Introduction to soldering
12.2	Wave and reflow soldering 12
12.3	Wave soldering
12.4	Reflow soldering
13	Abbreviations14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks16
16	Contact information 16
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 April 2010 Document identifier: IP4791CZ12_1