

PRELIMINARY


DESCRIPTION:

The DPS512X32ML/DPS512X32MW is a 512K x 32 high density, high-speed Static Random Access Memory (SRAM) module, intended for high performance computers and digital signal processing applications. The DPS512X32ML/DPS512X32MW is comprised of four 512K x 8 devices surface mounted on an epoxy laminate substrate.

FEATURES:

- 512K x 32, 1Meg x 16 or 2Meg x 8 Configuration
- High Speed: 15, 17, 20, 25ns
- All Inputs and Outputs TTL Compatible
- Fully Static Operation; No Clock or Refresh Required
- Equal Read Access and Write Cycle Time
- Package Available:

72-Pin ZIP
72-Pin SIMM



PD0 = N.C.
PD1 = N.C.
PD2 = V_{SS}
PD3 = N.C.


PIN NAMES	
A0 - A18	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
PD0 - PD3	Density I.D. Pins ¹
OE	Output Enable
WE	Write Enable
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect

PIN-OUT DIAGRAM	
TOP VIEW	
* INDEX →	1 N.C.
N.C. 2	3 PD2
PD3 4	5 VSS
PD0 6	7 PD1
I/O0 8	9 I/O8
I/O1 10	11 I/O9
I/O2 12	13 I/O10
I/O3 14	15 I/O11
VDD 16	17 A0
A7 18	19 A1
A8 20	21 A2
A9 22	23 I/O12
I/O4 24	25 I/O13
I/O5 26	27 I/O14
I/O6 28	29 I/O15
I/O7 30	31 VSS
WE 32	33 A15
A14 34	35 CE1
CE0 36	37 CE3
CE2 38	39 A17
A16 40	41 OE
VSS 42	43 I/O24
I/O16 44	45 I/O25
I/O17 46	47 I/O26
I/O18 48	49 I/O27
I/O19 50	51 A3
A10 52	53 A4
A11 54	55 A5
A12 56	57 VDD
A13 58	59 A6
I/O20 60	61 I/O28
I/O21 62	63 I/O29
I/O22 64	65 I/O30
I/O23 66	67 I/O31
VSS 68	69 A18
N.C. 70	71 NC
NC 72	

* Index SIMM - Notch
ZIP - Chamfer

PRELIMINARY

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Mode	$\overline{CE_n}$	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
DOUT Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active

H = HIGH

L = LOW

X = Don't Care

RECOMMENDED OPERATING RANGE²

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input HIGH Voltage	2.2		$V_{DD}+0.3$	V
V_{IL}	Input LOW Voltage	-0.5 ³		0.8	V
T_A	Operating Temp.	0	+25	+70	°C

DC OUTPUT CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V_{IH}	HIGH Voltage	$I_{OH} = -4.0mA$	2.4	-	V
V_{IL}	LOW Voltage	$I_{OL} = 8.0mA$		0.4	V

CAPACITANCE⁵: $T_A = 25^\circ C$, $F = 1.0MHz$

Symbol	Parameter	Max.	Unit	Condition
CADR	Address Input	35	pF	$V_{IN} = 0V$
CCE	Chip Enable	15		
CWE	Write Enable	35		
COE	Output Enable	35		
CIO	Data Input/Output	15		

ABSOLUTE MAXIMUM RATINGS⁴

Symbol	Parameter	Max.	Unit
T_{STC}	Storage Temperature	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	0 to +70	°C
V_{DD}	Supply Voltage ²	-0.5 to +7.0	V
V_{IO}	Input/Output Voltage ²	-0.5 to $V_{DD}+0.3$	V

DC OPERATING CHARACTERISTICS: Over operating ranges


Symbol	Characteristics	Test Conditions	COMMERCIAL		Unit
			Min.	Max.	
I_{IN}	Input Leakage Current	$V_{IN} = 0V$ to V_{DD}	-8	+8	μA
I_{OUT}	Output Leakage Current	$V_{IO} = 0V$ to V_{DD} , $\overline{CE_n} = V_{IH}$	-2	+2	μA
I_{CC}	Operating Supply Current	$\overline{CE_n} = V_{IL}$, $f = \max.$, $I_{OUT} = 0mA$		800	mA
I_{SB1}	Full Standby Supply Current	$V_{IN} \geq V_{DD}-0.2V$ or $V_{IN} \leq V_{SS}+0.2V$, $\overline{CE_n} \geq V_{DD}-0.2V$, $f = 0MHz$		60	mA
I_{SB2}	Standby Current	$\overline{CE_n} = V_{IH}$, $f = \max.$		240	mA
V_{OL}	Output Low Voltage	$I_{OUT} = 8.0mA$		0.4	V
V_{OH}	Output High Voltage	$I_{OUT} = -4.0mA$	2.4		V

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input and Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Figure 1. Output Load

** Including Probe and Jig Capacitance.






Output Load		
Load	CL	Parameters Measured
1	30pF	except tCLZ, tCHZ, tWHZ, tOW, tOLZ and tOHZ
2	5pF	tCLZ, tCHZ, tWHZ, tOW


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	15ns		17ns		20ns		25ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	15		17		20		25		ns
2	t _{AA}	Address Access Time		15		17		20		25	ns
3	t _{CO}	Chip Enable Access Time		15		17		20		25	ns
4	t _{LZ}	Chip Enable to Output in LOW-Z ^{5, 7}	3		3		5		5		ns
5	t _{OE}	Output Enable to Output Valid		7		8		10		12	ns
6	t _{OLZ}	Output Enable to Output in LOW-Z ^{5, 7}	0		0		0		0		ns
7	t _{HZ}	Chip Enable to Output in HIGH-Z ^{5, 7}	0	7	0	7	0	9	0	10	ns
8	t _{OHZ}	Output Enable to Output in HIGH-Z ^{5, 7}	0	7	0	7	0	9	0	10	ns
9	t _{OH}	Output Hold from Address Change	3		3		5		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁸											
No.	Symbol	Parameter	15ns		17ns		20ns		25ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	tWC	Write Cycle Time	15		17		20		25		ns
12	tCW	Chip Enable to End of Write	10		12		15		17		ns
11	tAW	Address Valid to End of Write	10		12		15		17		ns
13	tAS	Address Set-up Time ***	0		0		0		0		ns
14	tWP	Write Pulse Width	10		12		15		17		ns
15	tWR	Write Recovery Time	0		0		3		3		ns
16	tWHZ	Write Enable to Output in HIGH-Z ^{5, 7}	0	7	0	8	0	9	0	10	ns
17	tDW	Data to Write Time Overlap	7		8		10		12		ns
18	tDH	Data Hold Time from Write Time	0		0		0		0		ns
19	tOW	Output Active from End of Write ^{5, 7}	3		3		5		5		ns


*** Valid for both Read and Write Cycles.

PRELIMINARY



**NOTES:**

1. The PD0 - PD3 pins are used to identify memory density when other density versions of the JEDEC STD module can be installed in the same socket.
2. All voltages are with respect to V_{SS} .
3. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
4. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5. This parameter is guaranteed and not 100% tested.
6. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
7. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
8. The outputs are in a high impedance state when $\overline{WE}$ is LOW.



DPS512X32ML/DPS512X32MW


Dense-Pac Microsystems, Inc.

PRELIMINARY

ORDERING INFORMATION

PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	SPEED	GRADE
DP	S	512	X	32	M	X	-XX	C
								C COMMERCIAL 0°C to +70°C
							15	15ns
							17	17ns
							20	20ns
							25	25ns
						L		PLASTIC ZIP (LEADED)
						W		PLASTIC SIMM (LEADLESS)
								4 MEGABIT BASED DEVICES
								MEMORY MODULE WITHOUT SUPPORT LOGIC
								CMOS SRAM

MECHANICAL DRAWINGS



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
 (714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>

2759415 0001834 674