



**CY7C1246V18**  
**CY7C1257V18**  
**CY7C1248V18**  
**CY7C1250V18**

## 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)

### Features

- 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36)
- 300 MHz to 375 MHz clock for high bandwidth
- 2-Word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 750 MHz) @ 375 MHz
- Read latency of 2.0 clock cycles
- Two input clocks (K and  $\bar{K}$ ) for precise DDR timing
  - SRAM uses rising edges only
- Echo clocks (CQ and  $\bar{CQ}$ ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Synchronous internally self-timed writes
- Core  $V_{DD} = 1.8V \pm 0.1V$ ; IO  $V_{DDQ} = 1.4V$  to  $V_{DD}$ <sup>[1]</sup>
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-ball FBGA package (15 x 17 x 1.4 mm)
- Offered in both in Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

### Configurations

#### With Read Cycle Latency of 2.0 cycles:

CY7C1246V18 – 4M x 8  
 CY7C1257V18 – 4M x 9  
 CY7C1248V18 – 2M x 18  
 CY7C1250V18 – 1M x 36

### Selection Guide

	375 MHz	333 MHz	300 MHz	Unit
Maximum Operating Frequency	375	333	300	MHz
Maximum Operating Current	1210	1080	1000	mA

### Functional Description

The CY7C1246V18, CY7C1257V18, CY7C1248V18, and CY7C1250V18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II+ architecture. The DDR-II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and  $\bar{K}$ . Read data is driven on the rising edges of both K and  $\bar{K}$ . Each address location is associated with two 8-bit words (CY7C1246V18), 9-bit words (CY7C1257V18), 18-bit words (CY7C1248V18), or 36-bit words (CY7C1250V18) that burst sequentially into or out of the device.


Asynchronous inputs include output impedance matching input (ZQ). Synchronous data outputs (Q, which share the same physical pins with the data inputs, D) are tightly matched to the two output echo clocks CQ/ $\bar{CQ}$ , eliminating the need to capture data separately from individual DDR SRAMs in the system design.

All synchronous inputs pass through input registers controlled by the K or  $\bar{K}$  input clocks. All data outputs pass through output registers controlled by the K or  $\bar{K}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


#### Note

1. The QDR consortium specification for  $V_{DDQ}$  is  $1.5V \pm 0.1V$ . The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting  $V_{DDQ} = 1.4V$  to  $V_{DD}$ .


**Logic Block Diagram (CY7C1246V18)**




**Logic Block Diagram (CY7C1257V18)**



### Logic Block Diagram (CY7C1248V18)



### Logic Block Diagram (CY7C1250V18)



## Pin Configurations

### 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

#### CY7C1246V18 (4M x 8)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{RW}}$	$\overline{\text{NWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	A	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{NWS}}_0$	A	NC	NC	DQ3
<b>C</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>D</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>E</b>	NC	NC	DQ4	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
<b>F</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>G</b>	NC	NC	DQ5	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
<b>J</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
<b>K</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>L</b>	NC	DQ6	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
<b>M</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>N</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>P</b>	NC	NC	DQ7	A	A	QVLD	A	A	NC	NC	NC
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

#### CY7C1257V18 (4M x 9)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{RW}}$	NC	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	A	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ3
<b>C</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>D</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>E</b>	NC	NC	DQ4	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
<b>F</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>G</b>	NC	NC	DQ5	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
<b>J</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
<b>K</b>	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
<b>L</b>	NC	DQ6	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
<b>M</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>N</b>	NC	NC	NC	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
<b>P</b>	NC	NC	DQ7	A	A	QVLD	A	A	NC	NC	DQ8
<b>R</b>	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

Pin Configurations (continued)

165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

CY7C1248V18 (2M x 18)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{RW}}$	$\overline{\text{BWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	A	CQ
B	NC	DQ9	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ8
C	NC	NC	NC	$V_{SS}$	A	NC	A	$V_{SS}$	NC	DQ7	NC
D	NC	NC	DQ10	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
E	NC	NC	DQ11	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ6
F	NC	DQ12	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ5
G	NC	NC	DQ13	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
H	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ4	NC
K	NC	NC	DQ14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ3
L	NC	DQ15	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
M	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ1	NC
N	NC	NC	DQ16	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
P	NC	NC	DQ17	A	A	QVLD	A	A	NC	NC	DQ0
R	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

CY7C1250V18 (1M x 36)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/144M	A	$\overline{\text{RW}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{LD}}$	A	NC/72M	CQ
B	NC	DQ27	DQ18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ8
C	NC	NC	DQ28	$V_{SS}$	A	NC	A	$V_{SS}$	NC	DQ17	DQ7
D	NC	DQ29	DQ19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	DQ16
E	NC	NC	DQ20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQ15	DQ6
F	NC	DQ30	DQ21	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ5
G	NC	DQ31	DQ22	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	DQ14
H	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	DQ32	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ13	DQ4
K	NC	NC	DQ23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQ12	DQ3
L	NC	DQ33	DQ24	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
M	NC	NC	DQ34	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ11	DQ1
N	NC	DQ35	DQ25	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	DQ10
P	NC	NC	DQ26	A	A	QVLD	A	A	NC	DQ9	DQ0
R	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

## Pin Definitions

Pin Name	IO	Pin Description
DQ <sub>[x:0]</sub>	Input/Output-Synchronous	<b>Data Input/Output Signals.</b> Inputs are sampled on the rising edge of K and $\bar{K}$ clocks during valid write operations. These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the K and $\bar{K}$ clocks during read operations. When read access is deselected, Q <sub>[x:0]</sub> are automatically tri-stated. CY7C1246V18 – DQ <sub>[7:0]</sub> CY7C1257V18 – DQ <sub>[8:0]</sub> CY7C1248V18 – DQ <sub>[17:0]</sub> CY7C1250V18 – DQ <sub>[35:0]</sub>
$\bar{LD}$	Input-Synchronous	<b>Synchronous Load.</b> This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. $\bar{LD}$ must meet the setup and hold times around edge of K.
$\overline{NWS}_0, \overline{NWS}_1$	Input-Synchronous	<b>Nibble Write Select 0, 1, Active LOW (CY7C1246V18 only).</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. $\overline{NWS}_0$ controls D <sub>[3:0]</sub> and $\overline{NWS}_1$ controls D <sub>[7:4]</sub> . All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select causes the corresponding nibble of data to be ignored and not written into the device.
$\overline{BWS}_0, \overline{BWS}_1, \overline{BWS}_2, \overline{BWS}_3$	Input-Synchronous	<b>Byte Write Select 0, 1, 2, and 3, Active LOW.</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1257V18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> CY7C1248V18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> and $\overline{BWS}_1$ controls D <sub>[17:9]</sub> CY7C1250V18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> , $\overline{BWS}_1$ controls D <sub>[17:9]</sub> , $\overline{BWS}_2$ controls D <sub>[26:18]</sub> and $\overline{BWS}_3$ controls D <sub>[35:27]</sub> . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select causes the corresponding byte of data to be ignored and not written into the device.
A	Input-Synchronous	<b>Address Inputs.</b> Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 4M x 8 (2 arrays each of 2M x 8) for CY7C1246V18, 4M x 9 (2 arrays each of 2M x 9) for CY7C1257V18, 2M x 18 (2 arrays each of 1M x 18) for CY7C1248V18, and 1M x 36 (2 arrays each of 512K x 36) for CY7C1250V18.
R/ $\bar{W}$	Input-Synchronous	<b>Synchronous Read/Write Input.</b> When $\bar{LD}$ is LOW, this input designates the access type (read when R/ $\bar{W}$ is HIGH, write when R/ $\bar{W}$ is LOW) for loaded address. R/ $\bar{W}$ must meet the setup and hold times around edge of K.
QVLD	Valid output indicator	<b>Valid Output Indicator.</b> The Q Valid indicates valid output data. QVLD is edge aligned with CQ and $\bar{CQ}$ .
K	Input-Clock	<b>Positive Input Clock Input.</b> The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q <sub>[x:0]</sub> when in single clock mode. All accesses are initiated on the rising edge of K.
$\bar{K}$	Input-Clock	<b>Negative Input Clock Input.</b> $\bar{K}$ is used to capture synchronous data being presented to the device and to drive out data through Q <sub>[x:0]</sub> when in single clock mode.
CQ	Clock Output	<b>Synchronous Echo Clock Outputs.</b> This is a free running clock and is synchronized to the input clock (K) of the DDR-II+. The timing for the echo clocks is shown in “Switching Characteristics” on page 22.
$\bar{CQ}$	Clock Output	<b>Synchronous Echo Clock Outputs.</b> This is a free running clock and is synchronized to the input clock (K) of the DDR-II+. The timing for the echo clocks is shown in “Switching Characteristics” on page 22.

**Pin Definitions** (continued)

Pin Name	IO	Pin Description
ZQ	Input	<b>Output Impedance Matching Input.</b> This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and Q <sub>[x:0]</sub> output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V <sub>DDQ</sub> , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
$\overline{\text{DOFF}}$	Input	<b>DLL Turn Off, Active LOW.</b> Connecting this pin to ground turns off the DLL inside the device. The timing in the DLL turned off operation is different from that listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 Kohm or less pull up resistor. The device behaves in DDR-I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR-I timing.
TDO	Output	<b>TDO for JTAG.</b>
TCK	Input	<b>TCK pin for JTAG.</b>
TDI	Input	<b>TDI pin for JTAG.</b>
TMS	Input	<b>TMS pin for JTAG.</b>
NC	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/72M	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/144M	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
NC/288M	N/A	<b>Not connected to the die.</b> Can be tied to any voltage level.
V <sub>REF</sub>	Input-Reference	<b>Reference Voltage Input.</b> Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power Supply	<b>Power supply inputs to the core of the device.</b>
V <sub>SS</sub>	Ground	<b>Ground for the device.</b>
V <sub>DDQ</sub>	Power Supply	<b>Power supply inputs for the outputs of the device.</b>

## Functional Overview

The CY7C1246V18, CY7C1257V18, CY7C1248V18, and CY7C1250V18 are synchronous pipelined Burst SRAMs equipped with a DDR interface.

Accesses for both ports are initiated on the Positive Input Clock (K). All synchronous input and output timing refer to the rising edge of the input clocks (K and  $\bar{K}$ ).

All synchronous data inputs ( $D_{[x:0]}$ ) pass through input registers controlled by the rising edge of the input clocks (K and  $\bar{K}$ ). All synchronous data outputs ( $Q_{[x:0]}$ ) pass through output registers controlled by the rising edge of the input clocks (K and  $\bar{K}$ ).

All synchronous control ( $\overline{R/W}$ ,  $\overline{LD}$ ,  $\overline{BWS}_{[0:X]}$ ) inputs pass through input registers controlled by the rising edge of the input clock ( $\bar{K}$ ).

CY7C1248V18 is described in the following sections. The same basic descriptions apply to CY7C1246V18, CY7C1257V18, and CY7C1250V18.

### Read Operations

The CY7C1248V18 is organized internally as a single array of 2M x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting  $\overline{R/W}$  HIGH and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). Following the next two K clock rising edges, the corresponding 18-bit word of data from this address location is driven onto the  $Q_{[17:0]}$  using K as the output timing reference. On the subsequent rising edge of  $\bar{K}$  the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the input clock (K and  $\bar{K}$ ). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1248V18 completes the pending read transactions. Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the positive input clock (K). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

### Write Operations

Write operations are initiated by asserting  $\overline{R/W}$  LOW and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to Address inputs is stored in the Write Address register. On the following K clock rise, the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit Write Data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the Negative Input Clock ( $\bar{K}$ ), the information presented to  $D_{[17:0]}$  is also stored into the Write Data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\bar{K}$ ).

When write access is deselected, the device ignores all inputs after the pending write operations are completed.

### Byte Write Operations

Byte write operations are supported by the CY7C1248V18. A write operation is initiated as described in the [Write Operations](#) section. The bytes that are written are determined by  $\overline{BWS}_0$  and  $\overline{BWS}_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write enables the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read/modify/write operations to a byte write operation.

### Double Data Rate Operation

The CY7C1248V18 enables high-performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C1248V18 requires two No Operation (NOP) cycles when transitioning from a read to a write cycle. At higher frequencies, some applications may require a third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a Posted Write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

### Depth Expansion

Depth expansion requires replicating the  $\overline{LD}$  control signal for each bank. All other control signals can be common between banks as appropriate.

### Programmable Impedance

An external resistor,  $R_Q$ , must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to enable the SRAM to adjust its output driver impedance. The value of  $R_Q$  must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of  $R_Q$  to guarantee impedance matching with a tolerance of  $\pm 15\%$ , is between 175 $\Omega$  and 350 $\Omega$ , with  $V_{DDQ} = 1.5V$ . The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

### Echo Clocks

Echo clocks are provided on the DDR-II+ to simplify data capture on high speed systems. Two echo clocks are generated by the DDR-II+.  $CQ$  is referenced with respect to K and  $\bar{CQ}$  is referenced with respect to  $\bar{K}$ . These are free-running clocks and are synchronized to the input clock of the DDR-II+. The timing for the echo clocks is shown in ["Switching Characteristics" on page 22](#).

### Valid Data Indicator (QVLD)

QVLD is provided on the DDR-II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR-II+



device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

**Delay Lock Loop (DLL)**


These chips use a DLL that is designed to function between 120 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the  $\overline{\text{DOFF}}$  pin. When the DLL is turned off, the device behaves in DDR-I mode

(with 1.0 cycle latency and a longer access time). For more information, refer to the application note, *DLL Considerations in QDRII/DDRII/QDRII+/DDRII+*. The DLL can also be reset by slowing or stopping the input clocks K and  $\overline{\text{K}}$  for a minimum of 30 ns. However, it is not necessary for the DLL to be reset to lock to the desired frequency. During power up, when the  $\overline{\text{DOFF}}$  is tied HIGH, the DLL gets locked after 2048 cycles of stable clock.

**Application Example**

Figure 1 shows the use of two DDR-II+ in an application.

**Figure 1. Application Example**



**Truth Table**

The truth table for the CY7C1246V18, CY7C1257V18, CY7C1248V18, and CY7C1250V18 follows.<sup>[2, 3, 4, 5, 6, 7]</sup>

Operation	K	$\overline{\text{LD}}$	$\overline{\text{R/W}}$	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{\text{K}}$ rising edges.	L-H	L	L	D(A) at K(t + 1) $\uparrow$	D(A + 1) at $\overline{\text{K}}(t + 1) \uparrow$
Read Cycle: (2.0 cycle Latency) Load address; wait two cycle; read data on consecutive K and $\overline{\text{K}}$ rising edges.	L-H	L	H	Q(A) at K(t + 2) $\uparrow$	Q(A + 1) at $\overline{\text{K}}(t + 2) \uparrow$
NOP: No Operation	L-H	H	X	High-Z	High-Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State

**Notes**

- X = "Don't Care," H = Logic HIGH, L = Logic LOW,  $\uparrow$  represents rising edge.
- Device powers up deselected with the outputs in a tri-state condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
- "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- Data inputs are registered at K and  $\overline{\text{K}}$  rising edges. Data outputs are delivered on K and  $\overline{\text{K}}$  rising edges.
- Cypress recommends that K =  $\overline{\text{K}}$  = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

## Write Cycle Descriptions

The write cycle descriptions table for CY7C1246V18 and CY7C1248V18 follows.<sup>[2, 8]</sup>

$\overline{BWS}_0$ / $\overline{NWS}_0$	$\overline{BWS}_1$ / $\overline{NWS}_1$	K	$\overline{K}$	Comments
L	L	L-H	-	During the data portion of a write sequence : CY7C1246V18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1248V18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	-	L-H	During the data portion of a write sequence : CY7C1246V18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1248V18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	H	L-H	-	During the data portion of a write sequence : CY7C1246V18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1248V18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	H	-	L-H	During the data portion of a write sequence : CY7C1246V18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1248V18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
H	L	L-H	-	During the data portion of a write sequence : CY7C1246V18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1248V18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
H	L	-	L-H	During the data portion of a write sequence : CY7C1246V18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1248V18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
H	H	L-H	-	No data is written into the devices during this portion of a write operation.
H	H	-	L-H	No data is written into the devices during this portion of a write operation.

## Write Cycle Descriptions

The write cycle descriptions table for CY7C1257V18 follows.<sup>[2, 8]</sup>

$\overline{BWS}_0$	K	$\overline{K}$	Comments
L	L-H	-	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
L	-	L-H	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
H	L-H	-	No data is written into the device during this portion of a write operation.
H	-	L-H	No data is written into the device during this portion of a write operation.

### Note

8. Assumes a write cycle was initiated per the [Write Cycle Descriptions](#) table.  $\overline{NWS}_0$ ,  $\overline{NWS}_1$ ,  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$ , and  $\overline{BWS}_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are met.

## Write Cycle Descriptions

The write cycle descriptions table for CY7C1250V18 follows.<sup>[2, 8]</sup>

$\overline{\text{BWS}}_0$	$\overline{\text{BWS}}_1$	$\overline{\text{BWS}}_2$	$\overline{\text{BWS}}_3$	K	$\overline{\text{K}}$	Comments
L	L	L	L	L-H	–	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	L	L	L	–	L-H	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	H	H	H	L-H	–	During the data portion of a write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	–	L-H	During the data portion of a write sequence, only the lower byte ( $D_{[8:0]}$ ) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	–	During the data portion of a write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remain unaltered.
H	L	H	H	–	L-H	During the data portion of a write sequence, only the byte ( $D_{[17:9]}$ ) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remain unaltered.
H	H	L	H	L-H	–	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remain unaltered.
H	H	L	H	–	L-H	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remain unaltered.
H	H	H	L	L-H	–	During the data portion of a write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	–	L-H	During the data portion of a write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	–	No data is written into the device during this portion of a write operation.
H	H	H	H	–	L-H	No data is written into the device during this portion of a write operation.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

### Test Access Port – Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see “[TAP Controller State Diagram](#)” on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. Whether the output is active depends on the current state of the TAP state machine (see “[Instruction Codes](#)” on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in “[TAP Controller Block Diagram](#)” on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary ‘01’ pattern to enable fault isolation of the board level serial test path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

“[Boundary Scan Order](#)” on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in “[Identification Register Definitions](#)” on page 17.

### TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in “[Instruction Codes](#)” on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

### *IDCODE*

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is in a Test-Logic-Reset state.

### *SAMPLE Z*

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is issued during the Update-IR state.

### *SAMPLE/PRELOAD*

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required — that is, while data captured is shifted out, the preloaded data can be shifted in.

### *BYPASS*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### *EXTEST*

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

#### *EXTEST Output Bus Tri-State*

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the “extest output bus tri-state,” is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the Test-Logic-Reset state.

#### *Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.


### TAP Controller State Diagram

The state diagram for the TAP controller follows.<sup>[9]</sup>



**Note**  
 9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

## TAP Controller Block Diagram



## TAP Electrical Characteristics

Over the Operating Range<sup>[10, 11, 12]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and Output Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub>	-5	5	μA

### Notes

10. These characteristics apply to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in "Electrical Characteristics" on page 20.

11. Overshoot: V<sub>IH(AC)</sub> ≤ V<sub>DDQ</sub> + 0.3V (pulse width less than t<sub>CYC/2</sub>). Undershoot: V<sub>IL(AC)</sub> ≥ -0.3V (pulse width less than t<sub>CYC/2</sub>).

12. All voltage refers to ground.


## TAP AC Switching Characteristics

Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Min	Max	Unit
$t_{TCYC}$	TCK Clock Cycle Time	50		ns
$t_{TF}$	TCK Clock Frequency		20	MHz
$t_{TH}$	TCK Clock HIGH	20		ns
$t_{TL}$	TCK Clock LOW	20		ns
<b>Setup Times</b>				
$t_{TMSS}$	TMS Setup to TCK Clock Rise	5		ns
$t_{TDIS}$	TDI Setup to TCK Clock Rise	5		ns
$t_{CS}$	Capture Setup to TCK Rise	5		ns
<b>Hold Times</b>				
$t_{TMSH}$	TMS Hold after TCK Clock Rise	5		ns
$t_{TDIH}$	TDI Hold after Clock Rise	5		ns
$t_{CH}$	Capture Hold after Clock Rise	5		ns
<b>Output Times</b>				
$t_{TDOV}$	TCK Clock LOW to TDO Valid		10	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns

## TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions.<sup>[14]</sup>



### Notes

13.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.
14. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1\text{ ns}$ .



### Identification Register Definitions

Instruction Field	Value				Description
	CY7C1246V18	CY7C1257V18	CY7C1248V18	CY7C1250V18	
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010111100000111	11010111100001111	11010111100010111	11010111100100111	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Enables unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

### Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input/output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input/output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input/output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

**Boundary Scan Order**

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal

### Power Up Sequence in DDR-II+ SRAM

DDR-II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. During power up, when the  $\overline{\text{DOFF}}$  is tied HIGH, the DLL is locked after 2048 cycles of stable clock.

### Power Up Sequence


- Apply power with  $\overline{\text{DOFF}}$  tied HIGH (all other inputs can be HIGH or LOW)
  - Apply  $V_{\text{DD}}$  before  $V_{\text{DDQ}}$
  - Apply  $V_{\text{DDQ}}$  before  $V_{\text{REF}}$  or at the same time as  $V_{\text{REF}}$
- Provide stable power and clock (K,  $\overline{\text{K}}$ ) for 2048 cycles to lock the DLL

### DLL Constraints

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as  $t_{\text{KC Var}}$
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 2048 cycles stable clock to relock to the desired clock frequency.

### Power Up Waveforms

Figure 3. Power Up Waveforms



## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to + 150°C  
 Ambient Temperature with Power Applied . -55°C to + 125°C  
 Supply Voltage on V<sub>DD</sub> Relative to GND..... -0.5V to + 2.9V  
 Supply Voltage on V<sub>DDQ</sub> Relative to GND ..... -0.5V to + V<sub>DD</sub>  
 DC Applied to Outputs in High-Z.....-0.5V to V<sub>DDQ</sub> + 0.3V  
 DC Input Voltage<sup>[11]</sup> .....-0.5V to V<sub>DD</sub> + 0.3V

Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage (MIL-STD-883, M 3015).... >2001V  
 Latch up Current..... >200 mA

## Operating Range

Range	Ambient Temperature	V <sub>DD</sub> <sup>[15]</sup>	V <sub>DDQ</sub> <sup>[15]</sup>
Com'l	0°C to +70°C	1.8 ± 0.1V	1.4V to V <sub>DD</sub>
Ind'l	-40°C to +85°C		

## Electrical Characteristics

Over the Operating Range <sup>[12]</sup>

### DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	IO Supply Voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	Note 16	V <sub>DDQ</sub> /2 - 0.12		V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OL</sub>	Output LOW Voltage	Note 17	V <sub>DDQ</sub> /2 - 0.12		V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OH(LOW)</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA, Nominal Impedance	V <sub>DDQ</sub> - 0.2		V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, Nominal Impedance	V <sub>SS</sub>		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.1		V <sub>DDQ</sub> + 0.15	V
V <sub>IL</sub>	Input LOW Voltage		-0.15		V <sub>REF</sub> - 0.1	V
I <sub>X</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-2		2	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled	-2		2	μA
V <sub>REF</sub>	Input Reference Voltage <sup>[18]</sup>	Typical Value = 0.75V	0.68	0.75	0.95	V
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	300 MHz		1000	mA
			333 MHz		1080	mA
			375 MHz		1210	mA
I <sub>SB1</sub>	Automatic Power Down Current	Max. V <sub>DD</sub> , Both Ports Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , Inputs Static	300 MHz		290	mA
			333 MHz		300	mA
			375 MHz		320	mA

### AC Input Requirements

Over the Operating Range <sup>[11]</sup>

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.2	-	V <sub>DDQ</sub> + 0.24	V
V <sub>IL</sub>	Input LOW Voltage		-0.24	-	V <sub>REF</sub> - 0.2	V

### Notes

15. Power up: assumes a linear ramp from 0V to V<sub>DD</sub>(min) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.  
 16. Outputs are impedance controlled. I<sub>OH</sub> = -(V<sub>DDQ</sub>/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ω.  
 17. Outputs are impedance controlled. I<sub>OL</sub> = (V<sub>DDQ</sub>/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ω.  
 18. V<sub>REF</sub> (min) = 0.68V or 0.46V<sub>DDQ</sub>, whichever is larger. V<sub>REF</sub> (max) = 0.95V or 0.54V<sub>DDQ</sub>, whichever is smaller.

### Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{DD} = 1.8\text{V}$ $V_{DDQ} = 1.5\text{V}$	5	pF
$C_{CLK}$	Clock Input Capacitance		4	pF
$C_O$	Output Capacitance		5	pF


### Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	16.25	$^\circ\text{C/W}$
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		2.91	$^\circ\text{C/W}$

### AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



**Note**

19. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V,  $V_{REF} = 0.75\text{V}$ ,  $R_Q = 250\Omega$ ,  $V_{DDQ} = 1.5\text{V}$ , input pulse levels of 0.25V to 1.25V, and output loading of the specified  $I_{OL}/I_{OH}$  and load capacitance shown in (a) of [AC Test Loads and Waveforms](#).

## Switching Characteristics

Over the Operating Range [19, 20]

Cypress Parameter	Consortium Parameter	Description	375 MHz		333 MHz		300 MHz		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>POWER</sub>		V <sub>DD</sub> (Typical) to the first Access <sup>[21]</sup>	1	–	1	–	1	–	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K Clock Cycle Time	2.66	8.4	3.0	8.4	3.3	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input Clock (K/K) HIGH	0.4	–	0.4	–	0.4	–	t <sub>CYC</sub>
t <sub>KL</sub>	t <sub>KLKH</sub>	Input Clock (K/K) LOW	0.4	–	0.4	–	0.4	–	t <sub>CYC</sub>
t <sub>KH<math>\bar{K}</math>H</sub>	t <sub>KH<math>\bar{K}</math>H</sub>	K Clock Rise to $\bar{K}$ Clock Rise (rising edge to rising edge)	1.13	–	1.28	–	1.40	–	ns
<b>Setup Times</b>									
t <sub>SA</sub>	t <sub>AVKH</sub>	Address Setup to K Clock Rise	0.4	–	0.4	–	0.4	–	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control Setup to K Clock Rise (LD, R/W)	0.4	–	0.4	–	0.4	–	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double Data Rate Control Setup to Clock (K, $\bar{K}$ ) Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	–	0.28	–	0.28	–	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	D <sub>[X:0]</sub> Setup to Clock (K/ $\bar{K}$ ) Rise	0.28	–	0.28	–	0.28	–	ns
<b>Hold Times</b>									
t <sub>HA</sub>	t <sub>KHAX</sub>	Address Hold after K Clock Rise	0.4	–	0.4	–	0.4	–	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control Hold after K Clock Rise (LD, R/W)	0.4	–	0.4	–	0.4	–	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double Data Rate Control Hold after Clock (K/ $\bar{K}$ ) Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	–	0.28	–	0.28	–	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> Hold after Clock (K/ $\bar{K}$ ) Rise	0.28	–	0.28	–	0.28	–	ns
<b>Output Times</b>									
t <sub>CO</sub>	t <sub>CHQV</sub>	K/ $\bar{K}$ Clock Rise to Data Valid	–	0.45	–	0.45	–	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data Output Hold after K/ $\bar{K}$ Clock Rise (Active to Active)	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/ $\bar{K}$ Clock Rise to Echo Clock Valid	–	0.45	–	0.45	–	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo Clock Hold after K/ $\bar{K}$ Clock Rise	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo Clock High to Data Valid	–	0.2	–	0.2	–	0.2	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo Clock High to Data Invalid	–0.2	–	–0.2	–	–0.2	–	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output Clock (CQ/C $\bar{Q}$ ) HIGH <sup>[22]</sup>	0.88	–	1.03	–	1.15	–	ns
t <sub>CQH<math>\bar{C}</math>QH</sub>	t <sub>CQH<math>\bar{C}</math>QH</sub>	CQ Clock Rise to $\bar{C}Q$ Clock Rise <sup>[22]</sup> (rising edge to rising edge)	0.88	–	1.03	–	1.15	–	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/ $\bar{K}$ ) Rise to High-Z (Active to High-Z) <sup>[23, 24]</sup>	–	0.45	–	0.45	–	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/ $\bar{K}$ ) Rise to Low-Z <sup>[23, 24]</sup>	–0.45	–	–0.45	–	–0.45	–	ns
t <sub>QVLD</sub>	t <sub>CQHQLD</sub>	Echo Clock High to QVLD Valid <sup>[25]</sup>	–0.20	0.20	–0.20	0.20	–0.20	0.20	ns
<b>DLL Timing</b>									
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock Phase Jitter	–	0.20	–	0.20	–	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	DLL Lock Time (K)	2048	–	2048	–	2048	–	Cycles
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K Static to DLL Reset <sup>[26]</sup>	30	–	30	–	30	–	ns


### Notes

- When a part with a maximum frequency above 300 MHz is operating at a lower clock frequency, it requires the input timing of the frequency range in which it is being operated and will output data with the output timing of that frequency range.
- This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub> minimum initially before a read or write operation can be initiated.
- These parameters are extrapolated from the input timing parameters (t<sub>KH $\bar{K}$ H</sub> - 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t<sub>KC Var</sub>) is already included in the t<sub>KH $\bar{K}$ H</sub>). These parameters are only guaranteed by design and are not tested in production.
- t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in (b) of "AC Test Loads and Waveforms" on page 21. Transition is measured  $\pm$ 100 mV from steady-state voltage.
- At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.
- t<sub>QVLD</sub> spec is applicable for both rising and falling edges of QVLD signal.
- Hold to >V<sub>IH</sub> or <V<sub>IL</sub>.

## Switching Waveforms

Read/Write/Deselect Sequence<sup>[27, 28, 29]</sup>

Figure 5. Waveform for 2.0 Cycle Read Latency



### Notes

27. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

28. Outputs are disabled (High-Z) one clock cycle after a NOP.

29. The third NOP cycle between read to write transition is not necessary for correct device operation when Read Latency = 2.0 cycles; however at high frequency operation, it may be required to avoid bus contention.

## Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit [www.cypress.com](http://www.cypress.com) for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range		
375	CY7C1246V18-375BZC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial		
	CY7C1257V18-375BZC					
	CY7C1248V18-375BZC					
	CY7C1250V18-375BZC					
	CY7C1246V18-375BZXC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free			
	CY7C1257V18-375BZXC					
	CY7C1248V18-375BZXC					
	CY7C1250V18-375BZXC					
	375	CY7C1246V18-375BZI	51-85195		165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
		CY7C1257V18-375BZI				
		CY7C1248V18-375BZI				
		CY7C1250V18-375BZI				
CY7C1246V18-375BZXI		51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free			
CY7C1257V18-375BZXI						
CY7C1248V18-375BZXI						
CY7C1250V18-375BZXI						
333	CY7C1246V18-333BZC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial		
	CY7C1257V18-333BZC					
	CY7C1248V18-333BZC					
	CY7C1250V18-333BZC					
	CY7C1246V18-333BZXC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free			
	CY7C1257V18-333BZXC					
	CY7C1248V18-333BZXC					
	CY7C1250V18-333BZXC					
	333	CY7C1246V18-333BZI	51-85195		165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
		CY7C1257V18-333BZI				
		CY7C1248V18-333BZI				
		CY7C1250V18-333BZI				
		CY7C1246V18-333BZXI	51-85195		165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
		CY7C1257V18-333BZXI				
		CY7C1248V18-333BZXI				
		CY7C1250V18-333BZXI				




**Ordering Information** (continued)

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit [www.cypress.com](http://www.cypress.com) for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
300	CY7C1246V18-300BZC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1257V18-300BZC			
	CY7C1248V18-300BZC			
	CY7C1250V18-300BZC			
	CY7C1246V18-300BZXC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1257V18-300BZXC			
	CY7C1248V18-300BZXC			
	CY7C1250V18-300BZXC			
	CY7C1246V18-300BZI	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
	CY7C1257V18-300BZI			
	CY7C1248V18-300BZI			
	CY7C1250V18-300BZI			
	CY7C1246V18-300BZXI	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1257V18-300BZXI			
	CY7C1248V18-300BZXI			
	CY7C1250V18-300BZXI			

## Package Diagram

Figure 6. 165-ball FBGA (15 x 17 x 1.40 mm), 51-85195



51-85195-\*A

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

## Document History Page

Document Title: CY7C1246V18/CY7C1257V18/CY7C1248V18/CY7C1250V18, 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-06348				
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	425689	See ECN	NXR	New Data Sheet
*A	461639	See ECN	NXR	Revised the MPNs from CY7C1257AV18 to CY7C1257V18 CY7C1248AV18 to CY7C1248V18 CY7C1250AV18 to CY7C1250V18 Changed $t_{TH}$ and $t_{TL}$ from 40 ns to 20 ns, changed $t_{TMSS}$ , $t_{TDIS}$ , $t_{CS}$ , $t_{TMSH}$ , $t_{TDIH}$ , $t_{CH}$ from 10 ns to 5 ns and changed $t_{TDOV}$ from 20 ns to 10 ns in TAP AC Switching Characteristics table Modified Power-Up waveform
*B	497628	See ECN	NXR	Changed the $V_{DDQ}$ operating voltage to 1.4V to $V_{DD}$ in the Features section, in Operating Range table and in the DC Electrical Characteristics table Added foot note in page# 1 Changed the Maximum rating of Ambient Temperature with Power Applied from $-10^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ to $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ Changed $V_{REF}$ (Max.) spec from 0.85V to 0.95V in the DC Electrical Characteristics table and in the note below the table Updated foot note #17 to specify Overshoot and Undershoot Spec Updated $\theta_{JA}$ and $\theta_{JC}$ values Removed x9 part and its related information Updated footnote #24
*C	1093183	See ECN	VKN	Converted from preliminary to final Added x8 and x9 parts Updated logic block diagram for x18 and x36 parts Changed $I_{DD}$ values from 925 mA to 1210 mA for 375 MHz, 800 mA to 1080 mA for 333 MHz, 725 mA to 1000 mA for 300 MHz Changed $I_{SB}$ values from 290 mA to 320 mA for 375 MHz, 270 mA to 300 mA for 333 MHz, 250 mA to 290 mA for 300 MHz Changed $\theta_{JA}$ value from 12.43 $^{\circ}\text{C}/\text{W}$ to 16.25 $^{\circ}\text{C}/\text{W}$ Changed $t_{CYC}$ max spec to 8.4 ns for all speed bins Updated Ordering Information table