

SONY**CXB1142Q/Q-Y****Quad 4: 1 Multiplexer with Latch***T-68-11-51***Description**




The CXB1142Q is an ultra high speed monolithic ECL IC, which contains four 4: 1 multiplexers with transparent Latched outputs. The data select (S_0 , S_1) inputs determine which data input is enabled. When Latch enable (LEN) input is LOW, the Latch is transparent. The selected data is Latched on the positive transition of the Latch enable input. The Master Reset (MR) overrides all other control inputs and turns Q outputs to LOW.

Features

- Typical propagation delay time:
 $T_{pd}=830ps$ ($D_{nA}-D_{nO}$ to Q_n)
- Differential outputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels

Pin Names

$D_{nA}-D_{nD}$	Data inputs
$Q_n, \overline{Q}_n$	Data outputs
S_n	Data select inputs
LEN	Latch enable input
MR	Direct Master Reset input
VCC	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Logic Symbol**Pin Assignment****Truth Table**

Select inputs		Outputs
S_0	S_1	Q_n
L	L	D_{nA}
H	L	D_{nB}
L	H	D_{nC}
H	H	D_{nD}

Note : H ; HIGH voltage Level
L ; LOW voltage Level

SONY

CXB1142Q/QY

DC Characteristics

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-125	-92	-64	mA

Note: Other DC characteristics; See pages 3-3 and 3-4.

AC Characteristics

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T _{PLH}	D _{na} to D _{nd}	Q _n	LEN=L	610	820	1070	ps
	T _{PHL}				620	830	1080	
	T _{PLH}	S _n			780	1050	1370	
	T _{PHL}				800	1070	1390	
	T _{PLH}	LEN			650	870	1130	
	T _{PHL}				660	880	1140	
	T _{PLH}	MR			770	1030	1340	
	T _{PHL}				790	1060	1380	
Gate-to-Gate skew	T _{SG-G}	D		LEN=L		60	100	
Set up time	T _S	D, LEN			150			
		S _n , LEN			390			
Hold time	T _H	LEN, D			100			
		LEN, S _n			140			
Release time	T _R	MR, LEN			340			
Min. Pulse width	T _{PW}	MR			520			
Rise time	T _{TLH}	D		20% to 80%		250	330	
Fall time	T _{THL}					240	320	


Note: AC test circuit; See pages 4-3, 4-4 and 4-5.

SONY®

CXB1142Q/QY

Block Diagram

T-68-11-51



Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	


32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP



Package Data

Package Data	Page
1. 16 pin QFP	6-3
2. 24 pin QFP	6-3
3. 32 pin QFP	6-3
4. 24 pin QFP with formed lead	6-4
5. 32 pin QFP with formed lead	6-4

Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	

32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP

