

**MOTOROLA***Advance Information***32K x 9-Bit Fast Static
Random Access Memory****ELECTRICALLY TESTED PER:
MPG6205C**

The 6205C is a 294,912 bit static random access memory organized as 32,768 words of 9 bits, fabricated using Motorola's third-generation high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The 6205C is packaged in a 600 mil, 32 pin ceramic side-braze package, and a 32 pin Flat-Pack package.

- Single 5.0 V $\pm$ 10% Power Supply
- Fully Static — No Clock or Timing Strokes Necessary
- Fast Access Time — 15, 20, 25 ns Max.
- Equal Address and Chip Enable Access Times
- Output Enable ($\bar{G}$) feature for Increased System Flexibility and to Eliminate Bus Connection Problems
- Low Power Operation: 145 - 170 mA Maximum AC Current
- Fully TTL Compatible — Three State Outputs

BURN-IN CONDITIONS:

per MIL-STD-883, method: 1015/1005, condition D

$V_{CC} = 5.0 \text{ V(min)}/6.0 \text{ V(max)}$, $R_1 = 2.0 \text{ k}\Omega \pm 5\%$, $C_1 = 0.1 \text{ }\mu\text{F} \pm 20\%$,
 $V_H = 3.0 \text{ V(min)}/5.0 \text{ V(max)}$, $V_L = -0.5 \text{ V(min)}/0.5 \text{ V(max)}$,

CP1: 100 KHz	CP6: 3.125 KHz	CP11: 97.66 Hz	CP16: 3.052 Hz
CP2: 50 KHz	CP7: 1.563 KHz	CP12: 48.83 Hz	CP17: 1.526 Hz
CP3: 25 KHz	CP8: 0.781 KHz	CP13: 24.41 Hz	CP18: 0.763 Hz
CP4: 12.5 KHz	CP9: 0.391 KHz	CP14: 12.21 Hz	
CP5: 6.25 KHz	CP10: 0.195 KHz	CP15: 6.104 Hz	

PIN NAME and FUNCTIONS

$A_0 - A_{14}$	Address Inputs
$\bar{W}$	Write Enable
E_1, E_2	Chip Enable
$\bar{G}$	Output Enable
$DQ_0 - DQ_8$	Data Input/Output
V_{CC}	+ 5.0 V Power Supply
V_{SS}	Ground
NC	No Connection

6205C

**Commercial Plus
and
Mil/Aero Applications**

AVAILABLE AS

- 1) JAN: N/A
- 2) SMD: Pending
- 3) 883: 6205C - XX/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: DIL: X
FP: Y

XX = Speed in ns (15, 20, 25)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENTS

Function	DIL Case-875-01	Flat Pack	Burn-In (Condition-D)
NC	1	1	N.C.
NC	2	2	N.C.
A ₈	3	3	CP9 to R ₁
A ₇	4	4	CP8 to R ₁
A ₆	5	5	CP7 to R ₁
A ₅	6	6	CP6 to R ₁
A ₄	7	7	CP5 to R ₁
A ₃	8	8	CP4 to R ₁
A ₂	9	9	CP3 to R ₁
A ₁	10	10	CP2 to R ₁
A ₀	11	11	CP1 to R ₁
DQ ₀	12	12	CP16 to R ₁
DQ ₁	13	13	CP16 to R ₁
DQ ₂	14	14	CP16 to R ₁
DQ ₃	15	15	CP17 to R ₁
V _{SS}	16	16	GND
DQ ₄	17	17	CP17 to R ₁
DQ ₅	18	18	CP17 to R ₁
DQ ₆	19	19	CP18 to R ₁
DQ ₇	20	20	CP18 to R ₁
DQ ₈	21	21	CP18 to R ₁
E ₁	22	22	GND
A ₁₂	23	23	CP13 to R ₁
G	24	24	V _{CC}
A ₁₁	25	25	CP12 to R ₁
A ₁₀	26	26	CP11 to R ₁
A ₉	27	27	CP10 to R ₁
A ₁₃	28	28	CP14 to R ₁
W	29	29	GND
E ₂	30	30	V _{CC}
A ₁₄	31	31	CP15 to R ₁
V _{CC}	32	32	V _{CC} , C ₁ to GND

MOTOROLA SC MEMORY/ASI 65E D

DC OPERATING CONDITIONS AND CHARACTERISTICS
 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^\circ\text{C to } +125^\circ\text{C, Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS					
Parameters	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}^{**}	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}^*	-0.5	—	0.8	V

* $V_{IL}(\text{max}) = 0.5 \text{ Vdc}$ for Output Enable ($\overline{G}$); and Chip Enable ($\overline{E}$)

** $V_{IH}(\text{max}) = V_{CC} + 0.3 \text{ Vdc}$; $V_{IH}(\text{max}) = V_{CC} + 2 \text{ Vac}$ (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS					
Parameters		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{IN} = 0$ to V_{CC})		$I_{lkg(I)}$	—	± 1.0	μA
Output Leakage Current ($\overline{E} = V_{IH}$, or $\overline{G} = V_{IH}$, $V_{OUT} = 0$ to 5.5 V)		$I_{lkg(O)}$	—	± 1.0	μA
Power Supply Current ($\overline{E} = V_{IL}$, $V_{IN} = V_{IH}$, or V_{IL} , $I_{OUT} = 0$, $V_{CC} = \text{max}$, $F = 1/t_{AVAV}$)	15 ns 20 ns 25 ns	I_{CCA} I_{CCA} I_{CCA}	— — —	170 155 145	mA mA mA
Standby Current ($\overline{E1} = V_{IH}$), or $E2 = V_{IL}$, $V_{CC} = \text{max}$, $f = f_{\text{max}}$,	15 ns 20 ns 25 ns	I_{SB1} I_{SB1} I_{SB1}	— — —	50 45 40	mA mA mA
Standby Current ($\overline{E1} \geq V_{CC} - 2.0$ V, $V_{CC} = \text{max}$, $f = 0$ MHz, or $E2 \leq V_{SS} + 0.2$ V, $V_{in} \leq V_{SS} + 0.2$ V, or $\geq V_{CC} - 0.2$ V)		I_{SB2}	—	20	mA
Output Low Voltage ($I_{OL} = 8.0$ mA)		V_{OL}	—	0.4	V
Output High Voltage ($I_{OH} = -4.0$ mA)		V_{OH}	2.4	—	V

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Periodically Sampled Rather Than 100% Tested)			
Characteristics	Symbol	Max	Unit
Input Capacitance (Control Pins) $\overline{E1}$, $E2$, $\overline{G}$, $\overline{W}$	C_{in}	8	pF
Output Capacitance	C_{out}	8	pF

**AC TEST LOADS
OR EQUIVALENT**




Figure 1A.




Figure 1B.

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = -55°C to +125°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse levels	0 to 3.0 V
Input Rise/Falls Time	≥ 5.0 ns
Output Timing Measurement Reference Level	1.5 V
Output Load	See Figure 1A

READ CYCLE (See Notes 1, and 2)

Parameters	Symbol	Alternate Symbol	6205C-15		6205C-20		6205C-25		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Read Cycle Time	t _{AVAV}	t _{RC}	15	—	20	—	25	—	ns	3
Address Access Time	t _{AVQV}	t _{AA}	—	15	—	20	—	25	ns	—
Enable Access Time	t _{ELQV}	t _{ACS}	—	15	—	20	—	25	ns	4
Output Enable Access Time	t _{GLQV}	t _{OE}	—	8	—	10	—	12	ns	—
Output Hold from Address Change	t _{AXQX}	t _{OH}	4	—	4	—	4	—	ns	—
Enable Low to Output Active	t _{ELQX}	t _{CLZ}	4	—	4	—	4	—	ns	5, 6, 7
Enable High to Output High-Z	t _{EHQZ}	t _{CHZ}	0	8	0	9	0	10	ns	5, 6, 7
Output Enable Low to Output Active	t _{GLQX}	t _{OLZ}	0	—	0	—	0	—	ns	5, 6, 7
Output Enable High to Output High-Z	t _{GHQZ}	t _{OHZ}	0	7	0	8	0	10	ns	5, 6, 7

NOTES:

1. $\bar{W}$ is high at all times for read cycle.
2. E1 and E2 are represented by $\bar{E}$ in this data sheet. E2 is the opposite polarity to $\bar{E}$.
3. All timings are referenced from the last valid address to the first transitioning address.
4. Addresses valid prior to or coincident with $\bar{E}$ going low.
5. At any given voltage and temperature, t_{EHQZ}(max) is less than t_{ELQX}(min), and t_{GHQZ}(max) is less than t_{GLQX}(min), both for a given device and from device to device.
6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. Device is continuously selected ($\bar{E}1 = V_{IL}$, $E2 = V_{IH}$, $\bar{G} = V_{IL}$).

MOTOROLA SC MEMORY/ASI 65E D

WRITE CYCLE 1 (See Notes 1, 2 and 3)

Parameters	Symbol	Alternate Symbol	6205C-15		6205C-20		6205C-25		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	15	—	20	—	25	—	ns	4
Address Setup Time	t _{AVWL}	t _{AS}	0	—	0	—	0	—	ns	—
Address Valid to End of Write	t _{AVWH}	t _{AW}	12	—	15	—	20	—	ns	—
Write Pulse Width	t _{WLWH} , t _{WLEH}	t _{WP}	12	—	15	—	20	—	ns	—
Write Pulse Width, $\bar{G}$ High	t _{WLWH} , t _{WLEH}	t _{WP}	10	—	12	—	15	—	ns	5
Data Valid to End of Write	t _{DVWH}	t _{DW}	7	—	8	—	10	—	ns	—
Data Hold Time	t _{WHDX}	t _{DH}	0	—	0	—	0	—	ns	—
Write Low to Output High-Z	t _{WLQZ}	t _{WZ}	0	7	0	8	0	10	ns	6, 7, 8
Write High to Output Active	t _{WHQX}	t _{OW}	4	—	4	—	4	—	ns	6, 7, 8
Write Recovery Time	t _{WHAX}	t _{WR}	0	—	0	—	0	—	ns	—

NOTES:

1. A write occurs during the overlap of $\bar{E}$ low and $\bar{W}$ low.
2. E1 and E2 are represented by $\bar{E}$ in this data sheet. E2 is opposite polarity to $\bar{E}1$.
3. If $\bar{G}$ goes low coincident with or after $\bar{W}$ goes low, the output will remain in a high impedance state.
4. All timings are referenced from the last valid address to the first transitioning address.
5. If $\bar{G} \geq V_{IH}$, the output will remain in a high impedance state.
6. At any given voltage and temperature, t_{WLQZ}(max) is less than t_{WHQX}(min), both for a given device and from device to device.
7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
8. This parameter is sampled and not 100% tested.



MOTOROLA SC MEMORY/ASI 65E D


WRITE CYCLE 2 ($\bar{E}$ Controlled, See Notes 1, and 2)

Parameters	Symbol	Alternate Symbol	6205C-15		6205C-20		6205C-25		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	t_{WC}	15	—	20	—	25	—	ns	3
Address Setup Time	t_{AVEL}	t_{AS}	0	—	0	—	0	—	ns	—
Address Valid to End of Write	t_{AVEH}	t_{AW}	12	—	15	—	20	—	ns	—
Enable to End of Write	t_{ELEH} , t_{ELWH}	t_{WC}	10	—	12	—	15	—	ns	4, 5
Data Valid to End of Write	t_{DVEH}	t_{DW}	7	—	8	—	10	—	ns	—
Data Hold Time	t_{EHDX}	t_{DH}	0	—	0	—	0	—	ns	—
Write Recovery Time	t_{EHAX}	t_{WR}	0	—	0	—	0	—	ns	—

NOTES:

1. A write occurs during the overlap of $\bar{E}$ low and $\bar{W}$ low.
2. $\bar{E}1$ and $\bar{E}2$ are represented by $\bar{E}$ in this data sheet. $\bar{E}2$ is opposite polarity to $\bar{E}$.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If $\bar{E}$ goes low coincident with or after $\bar{W}$ goes low, the output will remain in a high impedance state.
5. If $\bar{E}$ goes high coincident with or before $\bar{W}$ goes high, the output will remain in a high impedance state.

READ CYCLE 1 (See Note 8)**READ CYCLE 2** (See Note 4)

WRITE CYCLE 1 ($\overline{W}$ Controlled, See Notes 1, 2, and 3)**MOTOROLA SC MEMORY/ASI 65E D****WRITE CYCLE 2 ($\overline{E}$ Controlled, See Notes 1 and 2)**