

- Available in 5-V, 4.85-V, and 3.3-V
 Fixed-Output and Adjustable Versions
- Very Low-Dropout Voltage . . . Maximum of 32 mV at I_O = 100 mA (TPS7150)
- Very Low Quiescent Current Independent of Load . . . 285 μA Typ
- Extremely Low Sleep-State Current 0.5 uA Max
- 2% Tolerance Over Full Range of Load, Line, and Temperature for Fixed-Output Versions
- Output Current Range of 0 mA to 500 mA
- TSSOP Package Option Offers Reduced Component Height for Critical Applications
- Power Good (PG) Status Output

description

The TPS71xx integrated circuits are a family of micropower low-dropout (LDO) voltage regulators. An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 32 mV at an output current of 100 mA for the TPS7150) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 285 µA over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 0.5 µA maximum at $T_{.1} = 25^{\circ}C.$





NC - No internal connection

† SENSE - Fixed voltage options only
(TPS7133, TPS7148, and TPS7150)

‡ FB - Adjustable version only (TPS7101)




Figure 1. Dropout Voltage Versus Output Current

Power good (PG) reports low output voltage and can be used to implement a power-on reset or a low-battery indicator.

The TPS71xx is offered in 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS71xx family is available in PDIP (8 pin), SO (8 pin), and TSSOP (20 pin) packages. The TSSOP has a maximum height of 1.2 mm.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include teating of all parameters.




Copyright © 1995, Texas Instruments Incorporated

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

AVAILABLE OPTIONS

-	OUTPUT VO			PA	CKAGED DEVICE	s	CHIP FORM
TJ	MIN	TYP	MAX	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	· (Y)
	4.9	5	5.1	TPS7150QD	TPS7150QP	TP\$7150QPWLE	TPS7150Y
	4.75	4.85	4.95	TPS7148QD	TPS7148QP	TPS7148QPWLE	TPS7148Y
-55°C to 150°C	3.23	3.3	3.37	TPS7133QD	TPS7133QP	TPS7133QPWLE	TPS7133Y
•		ljustable V to 9.75		TPS7101QD	TPS7101QP	TPS7101QPWLE	TPS7101Y

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS7150QDR). The PW package is only available left-end taped and reeled and is indicated by the LE suffix on the device type (i.e., TPS7150QPWLE). The TPS7101Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.




[¶] Capacitor selection is nontrivial. See application information section for details.


Figure 2. Typical Application Configuration

TPS71xx chip information

These chips, when properly assembled, display characteristics similar to the TPS71xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.




functional block diagram



RESISTOR DIVIDER OPTIONS

DEVICE	R1	R2	UNIT
TPS7101	0	- 80	Ω
TPS7133	420	233	kΩ
TPS7148	726	233	kΩ
TPS7150	756	233	kΩ

NOTE: Resistors are nominal values only.





[§] For most applications, SENSE should be externally connected to OUT as close as possible to the device. For other implementations, refer to SENSE-pin connection discussion in applications information section.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range‡, V _I , PG, SENSE, EN	0.3 to 10 V
Output current, IO	2 A
Continuous total power dissipation	
Operating virtual junction temperature range, T _J	55°C to 150°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Figure 3)

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
Р	1175 mW	9.4 mW/°C	752 mW	235 mW
PW§	700 mW	5.6 mW/°C	448 mW	140 mW

DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Figure 4)

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 70°C POWER RATING	T _C = 125°C POWER RATING
D	2188 mW	17.5 mW/°C	1400 mW	438 mW
P	2738 mW	21.9 mW/°C	1752 mW	548 mW
PW§	4025 mW	32.2 mW/°C	2576 mW	805 mW

[§] Refer to thermal information section for detailed power dissipation considerations when using the TSSOP package.

DISSIPATION DERATING CURVE

FREE-AIR TEMPERATURE 1400 P_{D} – Maximum Continuous Dissipation – mW 1200 P Package 1000 R_{0.JA} = 106°C/W 800 D Package R_{0JA} = 172°C/W 600 400 PW Package $R_{\theta JA} = 178^{\circ}C/W$ 200 0 25 50 100 T_A – Free-Air Temperature – $^{\circ}$ C

Figure 3

DISSIPATION DERATING CURVE




Figure 4

8961724 0099526 996 🖩



3-132

[‡] All voltage values are with respect to network terminal ground.

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

recommended operating conditions

		MIN	MAX	UNIT
	TPS7101Q	2.5	10	
Input voltage, V _I †	TPS7133Q	3.77	10	.,
	TPS7148Q	5.2	10	٧
	TPS7150Q	5.33	10	
High-level input voltage at EN, VIH		2		٧
Low-level input voltage at EN, VIL			0.5	V
Output current range, IO		0	500	mA
Operating virtual junction temperature range, TJ		-40	125	ç

[†] Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for your maximum output current, use the following equation:

Because the TPS7101 is programmable, $r_{DS(on)}$ should be used to calculate V_{DO} before applying the above equation. The equation for calculating V_{DO} from $r_{DS(on)}$ is given in Note 2 in the electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS7101.

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C_{O} = 4.7 μ F/ESR † = 1 Ω , SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST COM	NDITIONS‡	Tj				UNIT	
			,	MIN	MIN TYP MAX 285 350 460 0.5 2 1.2 2 0.5 1 0.02 0.5 61 75 px 165 2			
Ground current (active mode)	<u>EN</u> ≤ 0.5 V,	$\overline{EN} \le 0.5 \text{ V}, \qquad V_I = V_O + 1 \text{ V}, \\ 0 \text{ mA} \le I_O \le 500 \text{ mA}$			285	350	μА	
Ground current (active mode)	0 mA ≤ l _O ≤ 500 m					460	μΑ	
Input current (standby mode)	ĒÑ = VĮ,	2.7 V ≤ V _I ≤ 10 V	25°C			0.5	μА	
L	= v ,	$EN = VI, \qquad 2.7 V \le VI \le 10 V$				2	μΑ	
Output current limit	Vo = 0.V	\/: = 10 \/	25°C		1.2	2	Α	
Output current inniit	VO = 0 V,	V _O = 0 V, V _I = 10 V				2	l ^	
Pass-element leakage current	- V	071/21/2401/	25°C			0.5	μА	
in standby mode	$EN = V_1$	$\overline{EN} = V_{\parallel},$				1] μΑ	
PG leakage current	Normal operation,	V== 10 V	25°C		0.02	0.5		
	Normal operation,	AbC = 10 A	-40°C to 125°C			0.5	μΑ	
Output voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C	
Thermal shutdown junction temperature					165		°C	
EN la statistic (standalla succeda)	$2.5 \text{ V} \leq \text{V}_1 \leq 6 \text{ V}$		-40°C to 125°C	2			V	
EN logic high (standby mode)	6 V ≤ V _I ≤ 10 V		-40°C to 125°C	2.7			1 °	
	071/41/4401/		25°C			0.5	V	
EN logic low (active mode)	2.7 V ≤ V _I ≤ 10 V		-40°C to 125°C			0.5	1	
EN hysteresis voltage			25°C		50		mV	
	014 414 44014		25°C	-0.5		0.5		
EN input current*	0 V ≤ V _I ≤ 10 V		-40°C to 125°C	-0.5		0.5	μA	
Calinimum VI. for pating many plant and			25°C		2.05	2.5	V	
Minimum V _I for active pass element	1					2.5	1 °	
Administrative V. for well-land			25°C		1.06	1.5	,,	
Minimum V _I for valid PG	1PG = 300 HA	IPG = 300 μA				1.9	1 '	

[†]ESR refers to the equivalent resistance, including internal resistance and series resistance.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.





 $V_{l(min)} = V_{O(max)} + V_{DO(max load)}$

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 3.5 V, $\overline{\text{EN}}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/ESR}^{\dagger}$ = 1 Ω , FB shorted to OUT at device leads (unless otherwise noted)

040445750	TEST CONDITIONS‡		T .		TPS71010	2	UNIT		
PARAMETER	1ESI CI	DNDITIO	N5+	Ţj	MIN	TYP	MAX	UNIT	
Reference voltage	V _I = 3.5 V,	lo = 10) mA	25°C		1.178		٧	
(measured at FB with OUT connected to FB)	2.5 V ≤ V _I ≤ 10 V, See Note 1	5 mA ≤	≤ I _O ≤ 500 mA,	-40°C to 125°C	1.143	-	1.213	٧	
Reference voltage temperature coefficient				-40°C to 125°C		61	75	ppm/°C	
	V 04V	50 ·· A	<1- < 150 -A	25°C		0.7	1		
	V _I = 2.4 V,	ου μΑ	≤ I _O ≤ 150 mA	-40°C to 125°C			1]	
	V _I = 2.4 V,	150	A < l = < 500 A	25°C		0.83	1.3]	
Pass-element series	VI = 2.4 V,	150 m/	$A \le I_O \le 500 \text{ mA}$	-40°C to 125°C			1.3	Ω	
resistance (see Note 2)	V- 20V	E0 A	≤ I _O ≤ 500 mA	25°C		0.52	0.85] "	
V _I = 2.9	V = 2.9 V,	50 μΑ	≥ 10 ≥ 200 HIM	-40°C to 125°C			0.85] .	
	V _I = 3.9 V,	50 μA :	≤ l _O ≤ 500 mA	25°C		0.32			
	V _I = 5.9 V,	50 μA :	≤ l _O ≤ 500 mA	25°C		0.23		7	
lanut regulation	V _I = 2.5 V to 10 V,	$I_1 = 2.5 \text{ V to } 10 \text{ V}, \qquad 50 \mu\text{A} \le I_0 \le 500 \text{ mA},$		25°C			18	mV	
Input regulation	See Note 1		-40°C to 125°C			25			
	$I_{O} = 5$ mA to 500 mA, 2.5 V \leq V $_{I} \leq$ 10 V, See Note 1		25°C			14	mV		
			-40°C to 125°C			25] ""		
Output regulation	IO = 50 μA to 500 mA	$A_{1}, 2.5 \text{ V} \leq V_{1} \leq 10 \text{ V},$		25°C			22	mV	
	See Note 1		•	-40°C to 125°C			54] ""V	
			I- 50 A	25°C	48	59			
Dinale valenties	f 100 U-		I _O = 50 μA	-40°C to 125°C	44			dB	
Ripple rejection	f = 120 Hz		IO = 500 mA,	25°C	45	54		aB	
			See Note 1	-40°C to 125°C	44				
Output noise-spectral density	f = 120 Hz			25°C	:	2		μV/√Hz	
			C _O = 4.7 μF	25°C		95			
Output noise voltage	10 Hz \leq f \leq 100 kHz, ESRT = 1 Ω		C _O = 10 μF	25°C		89		μVrms	
	2017 - 132		C _O = 100 μF	25°C		74		l	
PG trip-threshold voltage§	V _{FB} voltage decreas	ing from a	above VpG	-40°C to 125°C	0.92 × VFB(nom)		0.98× VFB(nom)	v	
PG hysteresis voltage§	Measured at VFB			25°C		12		mV	
				25°C		0.1	0.4	T	
PG output low voltage§	lpG = 400 μA,	V _I = 2.	13 V	-40°C to 125°C			0.4	V	
		•		25°C	-10	0.1	10	· .	
FB input current			-40°C to 125°C	-20		20	nA		

[†] ESR refers to the equivalent resistance including internal resistance and series resistance.

 $V_{DO} = I_O \cdot r_{DS(on)}$

 $r_{DS(on)}$ is a function of both output current and input voltage. The parametric table lists $r_{DS(on)}$ for $V_I = 2.4 \text{ V}$, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 30.

8961724 0099528 769



3-134

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V₁ < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(on)} increases (see Figure 31) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.


^{2.} To calculate dropout voltage, use equation:

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1991

electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 4.3 V, $\overline{\text{EN}}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/ESR}^{\dagger}$ = 1 $\Omega,$ SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡		T.	TPS7133Q			LINUT
TATABLE LIT	TEST COI		ТЈ	MIN	TYP	MAX	UNIT
Output voltage	$V_{\parallel} = 4.3 \text{ V},$	I _O = 10 mA	25°C		3.3		
	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	5 mA ≤ I _O ≤ 500 mA	-40°C to 125°C	3.23		3.37	V
	IO = 10 mA,	V _I = 3.23 V	25°C		0.02	6	
	10 = 101/12,		-40°C to 125°C			8	1
Dropout voltage	I _O = 100 mA,	V _I = 3.23 V	25°C		47	60	1
		V = 3.23 V	-40°C to 125°C			80	m∨
	I _O = 500 mA,	V _I = 3.23 V	25°C		235	300	1
	10 = 300 mA,	V = 3.23 V	-40°C to 125°C		-	400	1
Pass-element series resistance	(3.23 V - V _O)/I _O ,	V _I = 3.23 V,	25°C		0.47	0.6	
t dos ciement senes resistance	I _O = 500 mA	·	-40°C to 125°C			8.0	Ω
Input regulation	V _I = 4.3 V to 10 V,	50 μA ≤ I _O ≤ 500 mA	25°C			20	mV
			-40°C to 125°C			27	
Output regulation	lo = 5 mA to 500 mA	4.3 V ≤ V _I ≤ 10 V	25°C		21	38	mV mV
	IO = 5 HIA to 500 HIA,		-40°C to 125°C			75	
Output regulation	I _O = 50 μA to 500 mA,	., 4.3 V ≤ V _I ≤ 10 V	25°C		30	60	
			-40°C to 125°C			120	
		lo = 50 uA	25°C	43	54		
Ripple rejection	f = 120 Hz	I _O = 50 μA	-40°C to 125°C	40]
inppie rejection	1 - 120112	IO = 500 mA	25°C	39	49		dB
		10 = 300 IIIA	-40°C to 125°C	36			1
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		C _O = 4.7 μF	25°C		274	-	
Output noise voltage	10 Hz \leq f \leq 100 kHz, ESR [†] = 1 Ω	C _O = 10 μF	25°C		228		แVrms
	2011 = 132	C _O = 100 μF	25°C		159		`
PG trip-threshold voltage	V內 voltage decreasing	from above VpG	-40°C to 125°C	0.92 × V _{O(nom)}		0.98× V _{O(nom)}	ν
PG hysteresis voltage			25°C		35	· · · · · · · · · · · · · · · · · · ·	mV
PG output low voltage	L	V 00V	25°C		0.22	0.4	
r G output low voltage	IPG = 1 mA,	$V_{J} = 2.8 \text{ V}$	-40°C to 125°C			0.4	V

[†] ESR refers to the equivalent resistance including internal resistance and series resistance.





[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 5.85 V, \overline{EN} = 0 V, C $_{O}$ = 4.7 μ F/ESR † = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

	TEST CONDITIONS‡		_	TPS7148Q			UNIT
PARAMETER			TJ	MIN	TYP	MAX	UNII
	V ₁ = 5.85 V,	I _O = 10 mA	25°C		4.85		· V
Output voltage	5.85 V ≤ V ₁ ≤ 10 V,	5 mA ≤ I _O ≤ 500 mA	-40°C to 125°C	4.75		4.95	
		V _I = 4.75 V	25°C		0.08	6	
Dropout voltage	I _O = 10 mA,		-40°C to 125°C			8	
	I _O = 100 mA,	V: 4.75.V	25°C		30	37	m∨
		V ₁ = 4.75 V	-40°C to 125°C			54	
	4	V 475.V	25°C		150	180	
	IO = 500 mA,	V _I = 4.75 V	-40°C to 125°C			250	
	(4.75 V – V _O)/I _O ,	V _I = 4.75 V,	25°C		0.32	0.35	Ω
Pass-element series resistance	IO = 500 mA	· · · · · · · · · · · · · · · · · · ·	-40°C to 125°C			0.52	52
	V _I = 5.85 V to 10 V,	50 μ A ≤ I _O ≤ 500 mA	25°C			27	mV
Input regulation			-40°C to 125°C			37	
	I _O = 5 mA to 500 mA,	5.85 V ≤ V _I ≤ 10 V	25°C		12	42	mV
			-40°C to 125°C			80	
Output regulation	I _O = 50 μA to 500 mA,	, 5.85 V ≤ V _I ≤ 10 V	25°C		42	60	- mV
			-40°C to 125°C			130	
			25°C	42	53		- dB
		Ι _Ο = 50 μΑ	-40°C to 125°C	39			
Ripple rejection	f = 120 Hz		25°C	39	50		
	=	I _O = 500 mA	-40°C to 125°C	35			
Output noise-spectral density	f = 120 Hz	*	25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		410		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C _O = 10 μF	25°C		328		μVrms
Odipat noise voltage	ESR [†] = 1 Ω	C _O = 100 μF	25°C		212		1
PG trip-threshold voltage	VO voltage decreasing		-40°C to 125°C	0.92 × V _{O(nom)}		0.98 × V _{O(nom)}	٧
PG hysteresis voltage			25°C		50		mV
			25°C		0.2	0.4	, , , , , , , , , , , , , , , , , , ,
PG output low voltage	IPG = 1.2 mA,	$V_{ } = 4.12 \text{ V}$	-40°C to 125°C			0.4	٧

[†]ESR refers to the equivalent resistance including internal resistance and series resistance.


[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I_O = 10 mA, V_I = 6 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 $\mu\text{F/ESR}^{\dagger}$ = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

PARAMETER	7707.001	IDITIONS!	_	TF	S7150	a	UNIT
PARAMETER	IESI COM	IDITIONS‡	TJ	MIN	TYP	MAX	UNII
Output voltage	V _I = 6 V,	l _O = 10 mA	25°C		5		v
Output voltage	6 V ≤ V _I ≤ 10 V,	$5 \text{ mA} \le I_{O} \le 500 \text{ mA}$	-40°C to 125°C	4.9		5.1	l '
	In 10 mA	V: 4.00.V	25°C		0.13	6	1
Dropout voltage	IO = 10 mA,	V _I = 4.88 V	-40°C to 125°C			8	1
	I _O = 100 mA,	V _I = 4.88 V	25°C		27	32	mv
		V = 4.00 V	-40°C to 125°C			47	l ^{mv}
	I. 500 mA	V. 400 V	25°C		146	170	}
	I _O = 500 mA,	V _I = 4.88 V	-40°C to 125°C			230	}
Pass-element series resistance	(4.88 V - V _O)/I _O ,	V _I = 4.88 V.	25°C		0.29	0.32	
Pass-element series resistance	I _O = 500 mA	•	-40°C to 125°C			0.47	Ω
Input regulation	V _I = 6 V to 10 V,	50 μA ≤ I _O ≤ 500 mA	25°C			25	mV
			-40°C to 125°C			32	
	la – E mA to E00 mA	6 V ≤ V _I ≤ 10 V	25°C		30	45	m∨
0.4	10 = 5 mA to 500 mA,		-40°C to 125°C			86	
Output regulation	I _O = 50 μA to 500 mA,	, 6 V ≤ V _I ≤ 10 V	25°C		45	65	m∨
			-40°C to 125°C			140	
			25°C	45	55		dB
Discolar asiantian		ΙΟ = 50 μΑ	-40°C to 125°C	40			
Ripple rejection	f = 120 Hz		25°C	42	52		
		IO = 500 mA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		430		
Output noise voltage	10 Hz \leq f \leq 100 kHz, ESR [†] = 1 Ω	C _O = 10 μF	25°C		345		μVrms
, 3	E2K1 = 177	C _O = 100 μF	25°C		220		
PG trip-threshold voltage	V _O voltage decreasing		-40°C to 125°C	0.92 × V _{O(nom)}		0.98 × V _{O(nom)}	V
PG hysteresis voltage			25°C		53		mV
			25°C		0.2	0.4	
PG output low voltage	1pg = 1.2 mA,	V _I = 4.25 V	-40°C to 125°C			0.4	V

[†]ESR refers to the equivalent resistance including internal resistance and series resistance.





[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I $_{O}$ = 10 mA, $\overline{\rm EN}$ = 0 V, C $_{O}$ = 4.7 μ F/ESR † = 1 Ω , T $_{J}$ = 25°C, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	TPS7101Y, TPS7133Y TPS7148Y, TPS7150Y	UNIT	
		MIN TYP MAX		
Ground current (active mode)	$\overline{EN} \le 0.5 \text{ V}, \qquad V_{1} = V_{O} + 1 \text{ V}, \\ 0 \text{ mA} \le I_{O} \le 500 \text{ mA}$	285	μА	
Output current limit	$V_{O} = 0 V, V_{1} = 10 V$	1.2	Α	
PG leakage current	Normal operation, VpG = 10 V	0.02	μА	
Thermal shutdown junction temperature		165	°Ç	
EN hysteresis voltage		50	mV	
Minimum V _I for active pass element	,	2.05	٧	
Minimum V _I for valid PG	I _{PG} = 300 μA	1.06	٧	

[†] ESR refers to the equivalent resistance, including internal resistance and series resistance.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

DADAMETER		TEST CONDITIONS‡			TPS7101Y		
PARAMETER	TEST C				MAX	UNIT	
Reference voltage (measured at FB with OUT connected to FB)	V _I = 3.5 V,	I _O = 10 mA		1.178		٧	
	V _I = 2.4 V,	50 μA ≤ I _O ≤ 150 mA		0.7			
	V _I = 2.4 V,	150 mA ≤ I _O ≤ 500 mA		0.83			
Pass-element series resistance (see Note 2)	$V_{I} = 2.9 V$,	50μ A ≤ l O ≤ $500 m$ A		0.52		Ω	
	$V_1 = 3.9 V$,	$50 \ \mu\text{A} \le I_{\mbox{O}} \le 500 \ \mbox{mA}$		0.32			
	$V_{I} = 5.9 V$,	$50 \ \mu\text{A} \le I_{\mbox{O}} \le 500 \ \mbox{mA}$		0.23			
Input regulation	V _I = 2.5 V to 10 V, See Note 1	50μ A ≤ I_O ≤ 500μ A,			18	mV	
	2.5 V ≤ V _I ≤ 10 V, See Note 1	I _O = 5 mA to 500 mA,			14	mV	
Output regulation	$2.5 \text{ V} \le \text{V}_{\text{J}} \le 10 \text{ V},$ See Note 1	I _O = 50 μA to 500 mA,			22	mV	
Ripple rejection	V _I = 3.5 V, I _O = 50 μA	f = 120 Hz,		59		dB	
Output noise-spectral density	V _I = 3.5 V,	f = 120 Hz		2		μV/√ Hz	
	V _I = 3.5 V,	$C_0 = 4.7 \mu F$		95			
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C _O = 10 μF		89		μVrms	
	ESRT = 1 Ω	C _O = 100 μF		74			
PG hysteresis voltage§	V _I = 3.5 V,	Measured at VFB		12		mV	
PG output low voltage§	V ₁ = 2.13 V,	IpG = 400 μA		0.1		V	
FB input current	V ₁ = 3.5 V			0.1		nA	

TESR refers to the equivalent resistance including internal resistance and series resistance

 $V_{DO} = I_O \cdot r_{DS(on)}$

rDS(on) is a function of both output current and input voltage. The parametric table lists rDS(on) for V_I = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 30.





3-138

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1 When V₁ < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(on)} increases (see Figure 31) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

² To calculate dropout voltage, use equation:

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C_{O} = 4.7 μ F/ESR † = 1 Ω , T_{J} = 25°C, SENSE shorted to OUT (unless otherwise noted) (continued)


PARAMETER	TEST CO	TEST CONDITIONS‡		TPS7133Y		
FANAMETEN	TEST CC	TEST CONDITIONS+			MAX	UNIT
Output voltage	V _I = 4.3 V,	I _O = 10 mA		3.3		V
	$V_{\parallel} = 3.23 \text{ V},$	I _O = 10 mA		0.02		
Dropout voltage	$V_{\parallel} = 3.23 \text{ V},$	I _O = 100 mA		47		m∨
	$V_{\parallel} = 3.23 \text{ V},$	IO = 500 mA		235		
Pass-element series resistance	$(3.23 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 3.23 V,		0.47		Ω
Output regulation	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	I _O = 5 mA to 500 mA		21		mV
	$4.3 \text{ V} \le \text{V}_{\parallel} \le 10 \text{ V},$	I _O = 50 μA to 500 mA		30		mV
Ripple rejection	V _I = 4.3 V,	ΙΟ = 50 μΑ		54		.ID
The rejection	f = 120 Hz	IO = 500 mA		49		dB
Output noise-spectral density	V ₁ = 4.3 V,	f = 120 Hz		. 2		μV/√Hz
	V _i = 4.3 V,	C _O = 4.7 μF		274		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C _O = 10 μF		228		μVrms
	ESR [†] = 1 Ω	C _O = 100 μF		159		
PG hysteresis voltage	V _I = 4.3 V	-		35		mV
PG output low voltage	V _I = 2.8 V,	Ipg = 1 mA		0.22		V

[†] ESR refers to the equivalent resistance including internal resistance and series resistance.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

PARAMETER	TEST OF	TEST CONDITIONS‡		TPS7148Y			
FANAMETER	TEST CC	TEST CONDITIONS+			MAX	UNIT	
Output voltage	$V_{\parallel} = 5.85 \text{ V},$	I _O = 10 mA		4.85		V	
	$V_1 = 4.75 V_1$	I _O = 10 mA		0.08	0.08		
Dropout voltage	$V_{\parallel} = 4.75 V_{,}$	I _O = 100 mA		30		m∨	
	$V_{I} = 4.75 V$,	I _O = 500 mA		150			
Pass-element series resistance	$(4.75 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$			0.32		Ω	
Output regulation	5.85 V ≤ V _I ≤ 10 V,	I _O = 5 mA to 500 mA		12		mV	
	5.85 V ≤ V _I ≤ 10 V,	I _O = 50 μA to 500 mA		42		m۷	
Ripple rejection	V _I = 5.85 V,	I _O = 50 μA		53		-10	
ruppie rejection	f = 120 Hz	I _O = 500 mA		50		dB	
Output noise-spectral density	V _I = 5.85 V,	f = 120 Hz		2		μV/√Hz	
	V _I = 5.85 V,	C _O = 4.7 μF		410			
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C _O = 10 μF		328		μVrms	
	ESR [†] = 1 Ω	C _O = 100 μF		212			
PG hysteresis voltage	V _I = 5.85 V			50		mV	
PG output low voltage	V _I = 4.12 V,	IpG = 1.2 mA		0.2	0.4	V	

[†] ESR refers to the equivalent resistance including internal resistance and series resistance.





[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

electrical characteristics at I_O = 10 mA, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μ F/ESR† = 1 Ω , T_J = 25°C, SENSE shorted to OUT (unless otherwise noted) (continued)

				TPS7150Y		LINUT
PARAMETER	TEST CO	TEST CONDITIONS‡			MAX	UNIT
Output voltage	V _I = 6 V,	I _O = 10 mA		5		V
	V _I = 4.88 V,	IO = 10 mA		0.13		
Dropout voltage	V _I = 4.88 V,	I _O = 100 mA		27		mV
	$V_{I} = 4.88 V$	I _O = 500 μA		146		
Pass-element series resistance	$(4.88 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$			0.29		Ω
Output regulation	6 V ≤ V _I ≤ 10 V,	I _O = 5 mA to 500 mA		30		mV
	$6 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	l _O = 50 μA to 500 mA		45		mV
	V _I = 6 V,	I _O = 50 μA		55	d _B	ďΒ
Ripple rejection	f = 120 Hz	l _O = 500 mA		52		Lub
Output noise-spectral density	V ₁ = 6 V,	f = 120 Hz		2		μV/√Hz
	V _I = 6 V,	C _O = 4.7 μF		430		
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		345		μVrms
	$ESR^{\dagger} = 1 \Omega$	C _O = 100 μF		220		
PG hysteresis voltage	V ₁ = 6 V			53		mV
PG output low voltage	V _I = 4.25 V,	Ipg = 1.2 mA		0.2		V

[†] ESR refers to the equivalent resistance including internal resistance and series resistance.




3-140

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

Table of Graphs

			FIGUR
		vs Output current	5
la	Quiescent current	vs Input voltage	6
		vs Free-air temperature	7
V_{DO}	Dropout voltage	vs Output current	8
ΔV_{DO}	Change in dropout voltage	vs Free-air temperature	9
ΔVΟ	Change in output voltage	vs Free-air temperature	10
v _o	Output voltage	vs Input voltage	11
ΔVΟ	Change in output voltage	vs Input voltage	12
			13
V _O	Output voltage	Vo Output ourrant	14
VO Culput Voltage		vs Output current	15
			16
			17
	Ripple rejection	No Fraguesia	18
	i apple rejection	vs Frequency	19
			20
			21
	Output spectral noise density	Vo Eroguenou	22
		vs Frequency	23
			24
^r DS(on)	Pass-element resistance	vs Input voltage	25
R	Divider resistance	vs Free-air temperature	26
I(SENSE)	SENSE current	vs Free-air temperature	27
	FB leakage current	vs Free-air temperature	28
V _I	Minimum input voltage for active-pass element	vs Free-air temperature	29
• 1	Minimum input voltage for valid PG	vs Free-air temperature	30
I(EN)	Input current (EN)	vs Free-air temperature	31
	Output voltage response from Enable (EN)		32
V _{PG}	Power-good (PG) voltage	vs Output voltage	33
	Total ESD		34
	Total ESR	vs Output current	35
	Total ESR		36
	10th 2011	vs Ceramic capacitance	37
	Total ESR	va Outrot and	38
	iotal ESIT	vs Output current	39
	Total ESR	Lun Correccio de mandita de	40
	- Committee of the comm	vs Ceramic capacitance	41





8961724 0099536 835 TEXAS INSTRUMENTS

25

Figure 7

T_A – Free-Air Temperature – °C

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

50 100 150 200 250 300 350 400 450 500

I_O – Output Current – mA Figure 8

150


-50

-25

100


125


TYPICAL CHARACTERISTICS













3-144



TPS7133Q **RIPPLE REJECTION** VS FREQUENCY 70 60 50 Ripple Rejection - dB 40 30 $R_L = 500 \Omega$ 20 10 T_A = 25°C VI = 3.5 V $C_O = 4.7 \mu F (ESR = 1 \Omega)$ No Input Capacitance L E LEGRAN - A A CARANTA - L'ALBONI 10 100 10 k 100 k 1 M 10 M f - Frequency - Hz

Figure 17



TPS7150Q
RIPPLE REJECTION
VS
FREQUENCY





Figure 18

Figure 20





Ripple Rejection - dB

TYPICAL CHARACTERISTICS




Figure 21




Figure 23





Figure 22







Figure 24

8961724 0099540 266





■ 8961724 0099541 1T2 **■**



2.1

2.09

2.02 2.01

2

-50

V_I - Minimum Input Voltage - V

TYPICAL CHARACTERISTICS

MINIMUM INPUT VOLTAGE FOR ACTIVE PASS ELEMENT FREE-AIR TEMPERATURE $R_L = 500 \Omega$ 2.08 2.07 2.06 2.05 2.04 2.03

MINIMUM INPUT VOLTAGE FOR VALID POWER GOOD (PG)




Figure 29

T_A - Free-Air Temperature - °C

Figure 30

EN INPUT CURRENT

100

125

FREE-AIR TEMPERATURE




Figure 31

8961724 0099542 039



3-148

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE RESPONSE FROM ENABLE (EN)




Figure 32

POWER-GOOD (PG) VOLTAGE

vs

OUTPUT VOLTAGE




Figure 33






Figure 34

TYPICAL REGIONS OF STABILITY




Figure 36

Ceramic Capacitance - µF

TYPICAL REGIONS OF STABILITY TOTAL ESR vs OUTPUT CURRENT




Figure 35

TYPICAL REGIONS OF STABILITY TOTAL ESR

ADDED CERAMIC CAPACITANCE






Figure 37




3-150

TYPICAL CHARACTERISTICS




†ESR values below 0.1 Ω are not recommended.





3–151

TYPICAL CHARACTERISTICS



† Ceramic capacitor

Figure 42. Test Circuit for Typical Regions of Stability (Figures 39 through 46)

THERMAL INFORMATION

In response to system-miniaturization trends, integrated circuits are being offered in low-profile and fine-pitch surface-mount packages. Implementation of many of today's high-performance devices in these packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are illustrated in this discussion:

- Improving the power-dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system

Figure 43 is an example of a thermally enhanced PWB layout for the 20-lead TSSOP package. This layout involves adding copper on the PWB to conduct heat away from the device. The $R_{\theta,JA}$ for this component/board system is illustrated in Figure 44. The family of curves illustrates the effect of increasing the size of the copper-heat-sink surface area. The PWB is a standard FR4 board (L \times W \times H = 3.2 inch \times 3.2 inch \times 0.062 inch); the board traces and heat sink area are 1-oz (per square foot) copper.

Figure 45 shows the thermal resistance for the same system with the addition of a thermally conductive compound between the body of the TSSOP package and the PWB copper routed directly beneath the device. The thermal conductivity for the compound used in this analysis is 0.815 W/m · °C.

Using these figures to determine the system $R_{\theta JA}$ allows the maximum power-dissipation limit to be calculated with the equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}}$$

Where

 $T_{J(max)}$ is the maximum allowable junction temperature, (i.e., 150°C absolute maximum and 125°C maximum recommended operating temperature for specified operation).

This limit should then be applied to the internal power dissipated by the TPS71xx regulator. The equation for calculating total internal power dissipation of the TPS71xx is:

$$P_{D(total)} = (V_I - V_O) \cdot I_O + V_I \cdot I_Q$$

Because the quiescent current of the TPS71xx family is very low, the second term is negligible, further simplifying the equation to:


$$P_{D(total)} = (V_I - V_O) \cdot I_O$$

For a 20-lead TSSOP/FR4 board system with thermally conductive compound between the board and the device body, where $T_A = 55^{\circ}C$, airflow = 100 ft/min, copper heat sink area = 1 cm², the maximum power-dissipation limit can be calculated. As indicated in Figure 45, the system $R_{\theta JA}$ is 94°C/W; therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}} = \frac{125^{\circ}C - 55^{\circ}C}{94^{\circ}C/W} = 745 \text{ mW}$$

If the system implements a TPS7148 regulator where $V_I = 6 \text{ V}$ and $I_O = 385 \text{ mA}$, the internal power dissipation is:

$$P_{D(total)} = (V_1 - V_0) \cdot I_0 = (6 - 4.85) \cdot 0.385 = 443 \text{ mW}$$





THERMAL INFORMATION

Comparing $P_{D(total)}$ with $P_{D(max)}$ reveals that the power dissipation in this example does not exceed the maximum limit. When it does, one of two corrective actions can be taken. The power-dissipation limit can be raised by increasing the airflow or the heat-sink area. Alternatively, the internal power dissipation of the regulator can be lowered by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.




Figure 43. Thermally Enhanced PWB Layout (not to scale) for the 20-Pin TSSOP

THERMAL RESISTANCE, JUNCTION-TO-AMBIENT




Figure 44

THERMAL RESISTANCE, JUNCTION-TO-AMBIENT




Figure 45

8961724 0099548 557



3-154

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

APPLICATION INFORMATION

The TPS71xx series of low-dropout (LDO) regulators is designed to overcome many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode and a power-good indicator. The TPS71xx family includes three fixed-output voltage regulators: the TPS7133 (3.3 V), the TPS7148 (4.85 V), and the TPS7150 (5 V). The family also offers an adjustable device, the TPS7101 (adjustable from 1.2 V to 9.75 V).

device operation

The TPS71xx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). Close examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71xx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS71xx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in IB to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71xx quiescent current remains low even when the regulator drops out, eliminating both problems.

Included in the TPS71xx family is a 4.85-V regulator, the TPS7148. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within \pm 2%, allows for operation within the low-end limit of 5-V systems specified to \pm 5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS71xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2 μ A. If the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120 μ s.

minimum load requirements


The TPS71xx family is stable even at zero load; no minimum load is required for operation.

SENSE-pin connection

The SENSE pin of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1 μ F) improves load transient response and noise rejection if the TPS71xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.





SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

APPLICATION INFORMATION

external capacitor requirements (continued)

As with most LDO regulators, the TPS71xx family requires an output capacitor for stability. A low-ESR 10- μ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 46). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2 Ω over temperature. Capacitors with published ESR specifications such as the AVX TPSD106K035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m Ω (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to -40°C). Where component height and/or mounting area is a problem, physically smaller, 10- μ F devices can be screened for ESR. Figures 34 through 41 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (< $0.2~\mu F$), the output capacitance can be reduced to $4.7~\mu F$, provided ESR is maintained between $0.7~and~2.5~\Omega$. Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a $0.5-\Omega$ to $1-\Omega$ resistor in series with the capacitor and limit ESR to $1.5~\Omega$ maximum. As show in the ESR graphs (Figures 34 through 41), minimum ESR is not a problem when using $10-\mu F$ or larger output capacitors.

Below is a partial listing of surface-mount capacitors usable with the TPS71xx family. This information (along with the ESR graphs, Figures 34 through 41) is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

All load and temperature conditions with up to 1 µF of added ceramic load capacitance:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
T421C226M010AS	Kemet	22 μF, 10 V	0.5	$2.8 \times 6 \times 3.2$
593D156X0025D2W	Sprague	15 μF, 25 V	0.3	$2.8 \times 7.3 \times 4.3$
593D106X0035D2W	Sprague	10 μF, 35 V	0.3	$2.8 \times 7.3 \times 4.3$
TPSD106M035R0300	AVX	10 μF, 35 V	0.3	$2.8 \times 7.3 \times 4.3$


Load < 200 mA, ceramic load capacitance < 0.2 μ F, full temperature range:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	$1.2 \times 7.2 \times 6$
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5 \times 7.1 \times 3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5 \times 7.1 \times 3.2$
293D226X0016D2W	Sprague	22 μF, 16 V	1.1	$2.8 \times 7.3 \times 4.3$

Load < 100 mA, ceramic load capacitance < 0.2 μF, full temperature range:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
195D106X06R3V2T	Sprague	10 μF, 6.3 V	1.5	$1.3 \times 3.5 \times 2.7$
195D106X0016X2T	Sprague	10 μF, 16 V	1.5	$1.3 \times 7 \times 2.7$
595D156X0016B2T	Sprague	15 μF, 16 V	1.8	$1.6 \times 3.8 \times 2.6$
695D226X0015F2T	Sprague	22 μF, 15 V	1.4	$1.8 \times 6.5 \times 3.4$
695D156X0020F2T	Sprague	15 μF, 20 V	1.5	$1.8 \times 6.5 \times 3.4$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5 \times 7.6 \times 2.5$

[†]Size is in mm. ESR is maximum resistance at 100 kHz and T_A = 25°C. Listings are sorted by height.



INSTRUMENTS

3-156

APPLICATION INFORMATION

external capacitor requirements (continued)




Figure 46. Typical Application Circuit

programming the TPS7101 adjustable LDO regulator


Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 9. The equation governing the output voltage is:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right) \tag{1}$$

where

V_{ref} = reference voltage, 1.178 V typ

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. A recommended value for R2 is 169 k Ω with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving equation 1 for R1 yields a more useful equation for choosing the appropriate resistance:



OUTPUT VOLTAGE PROGRAMMING GUIDE

PROGRAMMING GOIDE							
OUTPUT VOLTAGE	R1	R2	UNIT				
2.5 V	191	169	kΩ				
3.3 V	309	169	kΩ				
3.6 V	348	169	kΩ				
4 V	402	169	kΩ				
5 V	549	169	kΩ				
6.4 V	750	169	kΩ				

Figure 47. TPS7101 Adjustable LDO Regulator Programming

8961724 0099551 041



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

3-157

(2)

SLVS092C - NOVEMBER 1994 - REVISED AUGUST 1995

APPLICATION INFORMATION

power-good indicator

The TPS71xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or as a low-battery indicator. PG does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

regulator protection

The TPS71xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS71xx also features internal current limiting and thermal protection. During normal operation, the TPS71xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.

8961724 0099552 T&8

