

CS-510A/AR

CS-510A/AR

2, 4, 6 Channel Read/Write Circuit for Center-tapped Ferrite Recording Heads

Description

The CS-510A is a bipolar monolithic integrated circuit designed for use with a center-tapped ferrite recording head. It provides a low noise read path, write current control, and data protection circuitry for as many as 6 channels. The

CS-510A requires +5V and +12V power supplies and is available in a variety of packages.

The CS-510AR performs the same function as the CS-510A with the addition of internal 750 Ω damping resistors.

Features

+5V, +12V Power Supplies

Single or Multi-platter Winchester Drives

Designed for Center-tapped Ferrite Heads

Programmable Write Current Source

Easily Multiplexed for larger Systems

Includes Write Unsafe Detection

TTL Compatible Control Signals


Power Supply Fault Protection

1.5 nV/ $\sqrt{\text{Hz}}$ Maximum Input Noise Voltage


Absolute Maximum Ratings (All voltages referenced to GND). Currents into device are positive.

DC Supply Voltage (V_{DD1})-0.3 to +14V _{DC}
(V_{DD2})-0.3 to +14V _{DC}
(V_{CC})-0.3 to +6 V _{DC}
Digital Input Voltage Range (V_{IN})-0.3 to $V_{CC} + 0.3V_{DC}$
Head Port Voltage Range (V_H)-0.3 to $V_{DD1} + 0.3V_{DC}$
WUS Pin Voltage Range (V_{WUS})-0.3 to +14V _{DC}
Write Current (IW) Zero Peak60mA
Output Current RDX, RDY (I_O)-10mA
VCT-60mA
WUS+12mA
Storage Temperature Range(T_S)-65 to 150°C
Lead Temperature PDIP (10 sec. Soldering)260°C
Package Temperature PLCC, SO (20 Sec Reflow)215°C

Block Diagram



22 Lead PDIP
18, 24, 28 Lead SO Wide



CSC™ CHERRY SEMICONDUCTOR

Cherry Semiconductor Corporation
2000 South County Trail
East Greenwich, Rhode Island 02818-1530
Tel: (401)885-3600 Fax (401)885-5786
Telex WUI 6817157

Recommended Operating Conditions

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Supply Voltage (V_{DD1})		10.8	12.0	13.2	VDC
(V_{CC})		4.5	5.0	5.5	VDC
Head Inductance (Lh)		5		15	μ H
Damping Resistor (RD) (510A only)		500		2000	ohms
RCT Resistor	$I_w = 40\text{mA}$	142	150	158	ohms
(RCT)*(1/4 Watt)					
Write Current (IW)		10		40	mA
Junction Temperature Range (T_j)		+25		+125	$^{\circ}\text{C}$

*For $I_w = 40\text{mA}$, At other I_w levels refer to Applications Information that follows this specification.

DC Characteristics: Unless otherwise specified, $V_{DD1} = V_{DD2} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $+25^{\circ}\text{C} \leq T_j \leq +125^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Power Supply					
V_{CC} Supply Current					
Read/Idle	Read/Idle Mode			35	mA
Write	Write Mode			30	mA
V_{DD} Supply Current					
Idle	Idle Mode			20	mA
(sum of V_{DD1} and V_{DD2})					
Read	Read Mode			35	mA
Write	Write Mode			20+ I_w	mA
Power Dissipation	$T_j = +125^{\circ}\text{C}$				
Idle	Idle Mode			400	mW
Read	Read Mode			600	mW
Write	Write Mode, $I_w = 40\text{mA}$, $\text{RCT} = 0\Omega$			870	mW

■ Digital I/O

VIL, Input Low Voltage				0.8	VDC
VIH, Input High Voltage		2.0			VDC
IIL, Input Low Current	$V_{IL} = 0.8\text{V}$	-0.4			mA
IIH, Input High Current	$V_{IH} = 2.0\text{V}$			100	μ A
VOL, WUS Output, Low Voltage	$I_{OL} = 8\text{mA}$			0.5	VDC
IOH, WUS Output High Current	$V_{OH} = 5.0\text{V}$			100	μ A

■ Write Mode

Center Tap Voltage (VCT)	Write Mode		6.0		VDC
Head Current (per side)	Write Mode, $0 \leq V_{CC} \leq 3.7\text{V}$ $0 \leq V_{DD1} \leq 8.7\text{V}$	-200		200	μ A
Write Current Range		10		40	mA
Write Current Constant "K"		2.375		2.625	
Iwc to Head Current Gain			0.99		mA/mA
Unselected Head Leakage Current				85	μ A
RDX, RDY Output Offset Voltage	Write/Idle Mode	-20		+20	mV

DC Characteristics: continued

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Write Mode (continued)					
RDX, RDY Common Mode Output Voltage	Write/Idle Mode		5.3		VDC
RDX, RDY Leakage	RDX, RDY = 6V Write/Idle Mode	-100		100	μ A
■ Read Mode					
Center Tap Voltage	Read Mode		4.0		VDC
Head Current (per side)	Read or Idle Mode $0 \leq V_{CC} \leq 5.5V$ $0 \leq V_{DD1} \leq 13.2V$	-200		200	μ A
Input Bias Current (per side)				45	μ A
Output Offset Voltage	Read Mode	-440		+440	mV
Common Mode Output Voltage	Read Mode	4.5		6.5	VDC

Dynamic Characteristics and Timing: Unless otherwise specified, $V_{DD1} = V_{DD2} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $+25^\circ C \leq T_J \leq +125^\circ C$, $I_W = 35mA$, $L_h = 10\mu H$, $R_d = 750\Omega$, $f(WDI) = 5MHz$, $CL(RDX, RDY) \leq 20pF$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Write Mode					
Differential Head Voltage Swing		7.0			V(pk)
Unselected Head Transient Current				2	mA(pk)
Differential Output Capacitance				15	pF
Differential Output Resistance	510A	10K			Ω
	510AR	600		960	Ω
WDI Transition Frequency	WUS = low	250			kHz
■ Read Mode					
Differential Voltage Gain	$V_{IN} = 1mV_{pp}$ @ 300 kHz RL (RDX), RL (RDY) = 1k Ω	85		115	V/V
Dynamic Range	DC Input Voltage, V_I , Where Gain Falls by 10%. $V_{IN} = V_I + 0.5mV_{pp}$ @ 300kHz	-3		+3	mV
Bandwidth (-3db)	$Z_s < 5\Omega$, $V_{IN} = 1mV_{pp}$	30			MHz
Input Noise Voltage	BW = 15MHz, $L_h = 0$, $R_h = 0$			1.5	nV/\sqrt{Hz}
Differential Input Capacitance	$f = 5MHz$			20	pF
Differential Input Resistance	$f = 5MHz$ 510A	2k			Ω
	510AR	460		860	Ω
Common Mode Rejection Ratio	$V_{cm} = V_{CT} + 100mV_{pp}$ @ 5MHz	50			db
Power Supply Rejection Ratio	100mV $_{pp}$ @ 5MHz on V_{DD1} , V_{DD2} , or V_{CC}	45			db
Channel Separation	Unselected Channels: $V_{IN} = 100mV_{pp}$ @ 5MHz & Selected Channel: $V_{IN} = 0mV_{pp}$	45			db

Dynamic Characteristics and Timing: continued

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Read Mode (continued)					
Single Ended Output Resistance	$f = 5\text{MHz}$			30	Ω
Output Current	AC Coupled Load, RDX to RDY	2.1			mA
■ Switching Characteristics					
R/ \overline{W} : R/ \overline{W} to Write	Delay to 90% of Write Current			1.0	μs
R/ \overline{W} to Read	Delay to 90% of 100mV 10MHz Read Signal Envelope or to 90% Decay of Write Current			1.0	μs
\overline{CS} : \overline{CS} to Select	Delay to 90% of Write Current or to 90% of 100mV 10MHz Read Signal Envelope			1.0	μs
\overline{CS} to Unselect	Delay to 90% Decay of Write Current			1.0	μs
HS0	Delay to 90% of 100mV 10MHz Read Signal			1.0	μs
HS1 to any Head	Envelope				
HS2	Envelope				
WUS: Safe to Unsafe - TD1	$I_w = 35\text{mA}$	1.6		8.0	μs
Unsafe to Safe - TD2				1.0	μs
Head Current:	$L_h = 0\mu\text{H}$, $R_h = 0\Omega$			25	ns
Prop. Delay - TD3	From 50% Points				
Asymmetry	WDI has 50% Duty Cycle and 1ns Rise/Fall Time			2	ns
Rise/Fall Time	10% - 90% Points			20	ns

Package Pin Description

PACKAGE PIN #				PIN SYMBOL	FUNCTION
18L SO	22L PDIP	24L SO	28L SO		
18	22	24	1	HS0	Head Select
1	1	1	2	\overline{CS}	Chip Select
2	2	2	3	Gnd	Ground connection
4	3	3	4	H0X	X, Y Head connections
5	4	4	5	H0Y	X, Y Head connections
13	5	5	6	H1X	X, Y Head connections
12	6	6	7	H1Y	X, Y Head connections
	7	7	8	H2X	X, Y Head connections
	8	8	9	H2Y	X, Y Head connections
6	9	9	10	R/ \overline{W}	Read/Write; high selects read mode
7	10	10	11	WC	Write current; used to set the magnitude of the write current
3		15, 16	12	NC	no connection
8	11	11	13	RDX	X, Y Read data; differential read signal out
9	12	12	14	RDY	X, Y, Read data; differential read signal out
10	13	13	15	V _{CC}	5V supply line
11	14	14	16	WUS	Write unsafe; a high level indicates an unsafe writing condition
	15	17	17	H3Y	X, Y Head connections

Package Pin Description: continued

PACKAGE PIN #				PIN SYMBOL	FUNCTION
18L SO	22L PDIP	24L SO	28L SO		
	16	18	18	H3X	X, Y Head connections
			19	H4Y	X, Y Head connections
			20	H4X	X, Y Head connections
			21	H5Y	X, Y Head connections
			22	H5X	X, Y Head connections
14	17	19	23	VCT	Voltage center tap; voltage source for head center tap
15	18	20	24	V _{DD2}	Voltage supply line
16	19	21	25	V _{DD1}	Voltage supply line
17	20	22	26	WDI	Write data in: negative transition toggles direction of head current
			27	HS2	Head Select
	21	23	28	HS1	Head Select

Circuit Description

The CS-510A has the ability to address up to 6 center-tapped ferrite heads and provide write drive or read amplification. Head selection and mode control are accomplished using the HSn, \overline{CS} , & R/ \overline{W} inputs as in tables 1 & 2. Internal pullups are provided for the \overline{CS} & R/ \overline{W} inputs to force the device into a non-writing condition if either control line as opened accidentally.

Table 1: Mode Select

\overline{CS}	R/ \overline{W}	MODE
0	0	Write
0	1	Read
1	X	Idle

Table 2: Head Select

HS2	HS1	HS0	HEAD
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	X	None

0=Low Level

1=High level

X=Don't Care

Write Mode

Taking both \overline{CS} and R/ \overline{W} low selects write mode which configures the CS-510A as a current switch and activates the Write Unsafe Detector circuitry. Write current is toggled between the X and Y side of the selected head on each high to low transition of the Write Data Input (WDI). Note that a preceding read mode selection initializes the Write Data Flip-Flop, WDFF, to pass write current through the "X" side of the head. The zero-peak write current magnitude is programmed by an external resistor Rwc connected from pin WC to GND and is given by:

$$I_w = K/R_{wc}, \text{ where } K = \text{Write Current Constant}$$

Write Unsafe Detection circuitry monitors voltage transitions at the selected head connections and flags any of the following conditions as a high level on the Write Unsafe,

WUS, open collector output:

- Head open
- Head center tap open
- WDI frequency too low
- Device in Read mode
- Device not selected
- No write current

Two negative transitions on WDI, after the fault is corrected, will clear the WUS flag.

To further ensure Data security, a Voltage Fault detection circuit prevents application of write current during power loss or power sequencing.

To enhance Write to Read recovery time the change in RDX, RDY common mode voltage is minimized by biasing these outputs to a level within the read mode range when in Write Mode.

Power dissipation in write mode may be reduced by placing a resistor (RCT) between V_{DD1} and V_{DD2}. Optimum resistor value is $120\Omega \times 40/I_w$ (I_w in mA). At low write currents, (<15mA) read mode dissipation is higher than write mode and RCT, though recommended, may not be considered necessary. In this case V_{DD2} is connected directly to V_{DD1}.


Read Mode

Taking \overline{CS} low and R/ \overline{W} high selects read mode which configures the CS-510A as a low noise differential amplifier for the selected head. The RDX and RDY outputs are driven by emitter followers and are in phase with the "X" and "Y" head paths. These outputs should be AC coupled to the load. The internal write current source is gated off in Read mode eliminating the need for any external gating.


Idle Mode

Taking CS high selects the idle mode which switches the RDX, RDY outputs into a high impedance state and deactivates the internal write current source. This facilitates multi-device installations by allowing the read outputs to be wired OR'ed and the Write Current programming resistor to be common to all devices.

Write Mode Timing Diagram



Application Diagram



Notes:

1. An external resistor, RCT, given by; $RCT = 120 (40/I_w)$ where I_w is the zero peak write current in mA, can be used to limit internal power dissipation. Otherwise connect V_{DD2} to V_{DD1} .
2. Damping resistors not required on 510AR versions.
3. Limit DC current from RDX and RDY to $100\mu A$ and load capacitance to 20pF. In multi-chip application these outputs can be wire-or'd.
4. The power bypassing capacitor must be located close to the 510A with its ground returned directly to device ground, with as short a path as possible.
5. To reduce ringing due to stray capacitance this resistor should be located close to the 510A. Where this is not desirable a series resistor can be used to buffer a long WC line. In multi-chip applications a single resistor common to all chips may be used.

Package Specification




PACKAGE DIMENSIONS IN mm (INCHES)

Lead Count	Metric		D English	
	Max	Min	Max	Min
18L SO Wide	11.71	11.46	.461	.451
22L PDIP	27.94	27.69	1.1	1.09
24L SO Wide	15.54	15.29	.612	.602
28L SO Wide	18.06	17.81	.711	.701


PACKAGE THERMAL DATA

Thermal Data	R θ_{JA} typ	R θ_{JC} typ	
18L SO Wide	100	21	°C/W
22L PDIP	60	24	°C/W
24L SO Wide	80	16	°C/W
28L SO Wide	75	15	°C/W

22L PDIP



18L, 20L, 24L and 28L SO Wide



Ordering Information

Part Number	Description
CS510A-2DW18	18 Lead SO
CS-510A-4N22	22 Lead PDIP
CS-510A-4DW24	24 Lead SO
CS-510A-6DW28	28 Lead SO
with internal damping resistors	
CS-510A-4RN22	22 Lead PDIP
CS510A-4RDW24	24 Lead SO



Cherry Semiconductor Corporation
 2000 South County Trail
 East Greenwich, Rhode Island 02818-1530
 Tel: (401)885-3600 Fax (401)885-5786
 Telex WUI 6817157