87C51FC/87C51FC-16

FEATURES

- 80C51 central processing unit
- 32k x 8 EPROM expandable externally to 64k bytes
- Quick Pulse programming algorithm
- Two level program security system
- 256 x 8 RAM, expandable externally to 64k bytes
- Three 16-bit timer/counters
 - T2 is an up/down counter
- Programmable Counter Array (PCA)
 - High speed output
- Capture/compare
- Pulse Width Modulator
- Watchdog Timer
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Power control modes
 - Idle mode
 - Power-down mode
- Once (On Circuit Emulation) Mode
- Available with security coating *
- Two speed ranges at V_{CC} = 5V
 - 12MHz
 - 16MHz

DESCRIPTION


The 87C51FC Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C51FC has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C51FC contains $32k \times 8$ EPROM memory, a volatile 256×8 read/write data memory, four 8-bit I/O ports, three 16-bit timer/event counters, a Programmable Counter Array (PCA), a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C51FC can be expanded using standard TTL compatible memories and logic.


Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

PIN CONFIGURATIONS

40-Pin Dual In-Line Package



44-Pin J-Bend Quad Flat Package



1996 Mar 15 2 853~1758 16580

11 7110826 0104670 147

87C51FC/87C51FC-16

ORDERING INFORMATION

PACKAGE	ORDER CODE	SMD CODE	PACKAGE DESIGNATOR*		
40 Pin Dual-In-Line Package	87C51FC/BQA 87C51FC-16/BQA	5962-9169701MQX 5962-9169702MQX	GDIP1-T40		
44 Pin J-Bend Quad Flat Package	87C51FC/BMA 87C51FC-16/BMA	5962-9169701MMX 5962-9169702MMX	GQCC1-J44		

^{*} MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

ABSOLUTE MAXIMUM RATINGS^{2, 3, 4}

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to 125	∞
Storage temperature range	-65 to +150	~€
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	−0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

- Reset value depends on reset source.
- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static
- charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

For AC and DC Electrical specifications, see Standard Military Drawing 5962-91697.

1996 Mar 15

87C51FC/87C51FC-16

PIN DESCRIPTIONS


	PIN NU	JMBER	•	
MNEMONIC	DIP	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	1	Ground: 0V reference.
V _{CC}	40	44	li	1
P0.0-0.7	39-32	43-36	1/0	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
1 0.0-0.7	39-32	45-36	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and receives code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2-9	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
	1	2	1	T2 (P1.0): Timer/Counter 2 external count input/Clockout
	2	3	ı	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
:	3	4	1	ECI (P1.2): External Clock Input to the PCA
	4	5	1/0	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	5	6	1/0	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	6	7	1/0	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	7	8	1/0	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
	8	9	1/0	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4
P2.0-P2.7	21-28	24-31	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13-19	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11		PxD (P3.0): Serial input port
	11	13	ó	TxD (P3.1): Serial output port
	12	14	i	INTO (P3.2): External interrupt
	13	15	i	INT1 (P3.3): External interrupt
	14	16	il	T0 (P3.4): Timer 0 external input
	15	17	i 1	T1 (P3.5): Timer 1 external input
	16	18	οl	WR (P3.6): External data memory write strobe
	17	19	ŏ	RD (P3.7): External data memory read strobe
RST	9	10	Ī	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	30	33	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the 8XC51FC is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	l	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. This pin also receives the 12.75V programming supply voltage (VPP) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier.
IOTE:				2

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{CC} + 0.5V$ or $V_{SS} = 0.5V$, respectively.

1996 Mar 15

4 T110826 0104672 T1T 🖿

BLOCK DIAGRAM



87C51FC/87C51FC-16

Table 1. **8XC51FC Special Function Registers**

AUXR# Au B* B	ccumulator uxiliary	E0H	E7	E6	E5	E4	E3	E2	E1	ΕQ	
В* В	uxiliary	0511					LO	E2	L, 1	E0	00H
_ _		8EH		-	-	-	_	_	-	AO	xxxxxxxx0B
COADOLIM L.	register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	1 00Н
	odule 0 Capture High	FAH									xxxxxxxxxB
	odule 1 Capture High	FBH									xxxxxxxxxB
	odule 2 Capture High	FCH									xxxxxxxxB
	odule 3 Capture High	FDH									xxxxxxxxB
	odule 4 Capture High odule 0 Capture Low	FEH									xxxxxxxxB
	odule 1 Capture Low	EAH EBH									xxxxxxxxB
	odule 2 Capture Low	ECH									xxxxxxxxB
	odule 3 Capture Low	EDH									xxxxxxxxB xxxxxxxxB
	odule 4 Capture Low	EEH									xxxxxxxxxB
CCAPM0# Mo	odule 0 Mode	DAH	ı	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	×0000000B
CCAPM1# Mc	odule 1 Mode	DBH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2# Mc	odule 2 Mode	DCH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
ССАРМЗ# Мо	odule 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4# Mc	odule 4 Mode	DEH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	
		J		LOOM	OAI I	OALIV	IVIAI	100	LAAIAI	ECCF	x0000000B
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*# PC	CA Counter Control	D8H	CF	CR		CCF4	CCF3	CCF2	CCF1		
	CA Counter High	F9H	Oi-	<u> </u>		CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B 00H
	CA Counter Low	E9H									00H
CMOD# PC	CA Counter Mode	D9H	CIDL	WDTE	_	_	_	CPS1	CPS0	ECF	00xxx000B
DPH Da	ata Pointer (2 bytes) ata Pointer High ata Pointer Low	83H 82H									00Н 00Н
			AF	AE	AD	AC	AB	AA	A9	A8	
E* inte	terrupt Enable	H8A	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	BC	BB	ВА	B9	В8	
P* Inte	terrupt Priority	B8H	-	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			B7	B6	B5	B4	В3	B2	B1	B0	
PH*# Inte	errupt Priority High	B8H	-	PPCH	PT2H	PSH	PT1H	PX1H	РТОН	PX0H	×0000000B
l									1	17.011	×0000000B
1			87	86	85	84	83	82	81	80	
P0* P0	ort 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
Ī		54.1	97	96	95	94	93	92	91	90	1711
P1* Po	ort 1	90∺	CEX4								
· '`	"'	9 0⊓		CEX3	CEX2	CEX1	CEX0	EXI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
Poi	ort 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
I			B7	В6	B5	B4	В3	B2	B1	B0	
I		вон [RD	WR	T1	T0	INT1	1NT0	TxD	RxD	FFH
P3* Poi	m 3	2011									
	ower Control	87H	SMOD1	SMOD0	_	POF ¹	GF1	GF0	PD	IDL	00xxxx00B

1996 Mar 15

6 7110826 0104674 892 🖿

SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs.

87C51FC/87C51FC-16

Table 1. 8XC51FC Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT AD- DRESS	BIT A	ADDRESS	S, SYMBO	L, OR AL	TERNATI	/E PORT	FUNCTI	ON LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	00H
RACAP2H#	Timer 2 Capture High	СВН									00 H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	А9Н									00H
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H									ххххххххВ
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial Control	98H	SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
T2MOD#	Timer 2 Mode Control	С9Н	-	-	_	-		-	-	DCEN	xxxxxxxx0B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH]								00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH CCH	ł								00H
· L-617	Timel LOW Z	CON									00H
TMOD	Timer Mode	89H	GATE	С/Т	M1	MO	GATE	С/Т	M1	M0	00H
			C 7	C6	C5	C4	СЗ	C2	C1	Co	1

SFRs are bit addressable.

TIMER 2

This is a 16-bit up or down counter, which can be operated as either a timer or event counter. It can be operated in one of three different modes (autoreload, capture or as the baud rate generator for the UART).

In the autoreload mode the Timer can be set to count up or down by setting or clearing the bit DCEN in the T2CON Special Function Register. The SFR's RCAP2H and RCAP2L are used to reload the Timer upon overflow or a 1-to-0 transition on the T2EX input (P1.1).

In the Capture mode Timer 2 can either set TF2 and generate an interrupt or capture its value. To capture Timer 2 in response to a 1-to-0 transition on the T2EX input, the EXEN2 bit in the T2CON must be set. Timer 2 is then captured in SFR's RCAP2H and RCAP2L.

As the baud rate generator, Timer 2 is selected by setting TCLK and/or RCLK in T2CON. As the baud rate generator Timer 2 is incremented at 1/2 the oscillator frequency.

POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 8XC51FC rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the Voc level.

7110826 0104675 729 🚥

SFRs are modified from or added to the 80C51 SFRs.

87C51FC/87C51FC-16

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC51FC either a hardware reset or external interrupt can use an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI

will be the one following the instruction that put the device into Power Down.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 87C51FC without the 87C51FC having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C51FC is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Programmable Clock-Out

The 87C51FC has a new feature. A 50% duty cycle clock can e programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
idie	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

8

I 7110826 0104676 665 **II**

1996 Mar 15

87C51FC/87C51FC-16

Programmable Counter Array (PCA)

The Programmable Counter Array is a special Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 1.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 4):

CPS1 CPS0 PCA Timer Count Source

0 0 1/12 oscillator frequency 0 1 1/4 oscillator frequency 1 0 Timer 0 overflow 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 2.

The watchdog timer function is implemented in module 4 (see Figure 12).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 5). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared

by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 3.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 6). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 7 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 1. Programmable Counter Array (PCA)




Figure 2. PCA Timer/Counter




Figure 3. PCA interrupt System




Figure 4. CMOD: PCA Counter Mode Register




Figure 5. CCON: PCA Counter Control Register




Figure 6. CCAPMn: PCA Modules Compare/Capture Registers

PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 8.

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 9).

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 10).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 11 shows the PWM function. The frequency of the output depends on

the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 87C51FC UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 13). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 14.

| 7110826 0104680 096 **|||**

87C51FC/87C51FC-16

_	ECOM n	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION		
Х	0	0	0	0	0	0	0	No operation		
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn		
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn		
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn		
Х	1	0	0	1	0	0	Х	16-bit Software Timer		
Х	1	0	0	1	1	0	Х	16-bit High Speed Output		
Х	1	0	0	0	0	1	0	8-bit PWM		
Х	1	0	0	1	Х	0	Х	Watchdog Timer		

Figure 7. PCA Module Modes (CCAPMn Register)

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 15.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "[Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in

bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111_1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111_1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don"t cares" as well as a Broadcast address of all "don"t cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.


87C51FC/87C51FC-16

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

87C51FC Reduced EMI Mode

AUXR (X8E)



AO: Turns off ALE output.

Interrupt Priority Structure

The 87C51FC has a 7-source four-level interrupt structure. There are 3 SFRs associated with the interrupts on the 87C51FC. They are the IE and IP which are identical in function to those on the 80C51. In addition, there is the IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is bit addressable and is located at SFR address B7H. The structure of the IPH register and a description f its bits is shown below:

IPH (Interrupt Priority High) (B7H)

7	6	5	4	3	2	1	0
-	PPC	H PT2H	PSH	PT1H	PX1H	PT0H	РХОН
IPH.0	PX0H	External in	terrupt 0	priority h	nigh		
IPH.1	PT0H	Timer 0 int	emupt pr	iority high	h		
IPH.2	PX1H	External in	terrupt 1	priority h	nigh		
IPH.3	PT1H	Timer 1 int	emupt pr	iority high	h		
IPH.4	PSH	Serial Port	interrup	t high			
IPH.5	PT2H	Timer 2 int	emupt pr	iority higi	h		
IPH.6	PPCH	PCA intern	upt prior	ity high			
IPH.7	_	Not implen	nented	-			

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIOR	TY BITS	INTERRUPT PRIORITY LEVEL
IPH.x	IP.x	INTERNOPT PRIORITY LEVEL
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels on the 87C51FC rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.




Figure 8. PCA Capture Mode

1996 Mar 15

14

7110826 0104682 969 📟




Figure 9. PCA Compare Mode




Figure 10. PCA High Speed Output Mode




Figure 11. PCA PWM Mode




Figure 12. PCA Watchdog Timer




Figure 13. SCON: Serial Port Control Register




Figure 14. UART Framing Error Detection

87C51FC/87C51FC-16




Figure 15. UART Multiprocessor Communication, Automatic Address Recognition

EPROM CHARACTERISTICS

The 87C51FC is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C51FC contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51FC manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 16 and 17. Figure 19 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 16. Note that the 87C51FC is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 16. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 17.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voitage can cause permanent damage to the

device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 19. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = B3H indicates 87C51FC

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

1996 Mar 15

■ 7110826 0104686 504 **■**

[™]Trademark phrase of Intel Corporation.

87C51FC/87C51FC-16

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1	1
Verify code data	1	0	1	1	0	0	1	1	0
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0	1
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0	1
Pgm security bit 3	1	0	0*	V _{PP}	0	1	0	1	1

NOTES

^{&#}x27;0' = Valid low for that pin, '1' = valid high for that pin.

 $V_{PP} = 12.75V \pm 0.25V.$

V_{CC}= 5V±10% during programming and verification.

ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

87C51FC/87C51FC-16




Figure 16. Programming Configuration




Figure 17. PROG Waveform




Figure 18. Program Verification

1996 Mar 15


20

- 7110826 0104688 387 **-**

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 19)

SYMBOL	PARAMETER	Min	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
lpp	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
tGHAX	Address hold after PROG	48t _{CLCL}		
tovaL	Data setup to PROG low	48t _{CLCL}		
tgHDX	Data hold after PROG	48t _{CLCL}		
tensh	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
tshgL	V _{PP} setup to PROG low	10		μs
tGHSL	V _{PP} hold after PROG	10		μs
tGLGH	PROG width	90	110	μs
tavov	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
tgHGL	PROG high to PROG low	10		μs



NOTES:

FOR PROGRAMMING VERIFICATION SEE FIGURE 16 FOR VERIFICATION CONDITIONS SEE FIGURE 18.

Figure 19. EPROM Programming and Verification