U	Add devi	boile						tline				9	5-06	-20					
REV SHEET																			
REV A	A A	Α	Α	А	A	A	A	А	A	Α	Α	А	Α	A					
SHEET 1	15 16	17	18	19	20	21	22	23	24	25	26	27	28	29			ļ		
REV STATUS OF SHEETS	;		RE	V	-	A	A	A	A	A	A	А	A	A	A	A	A	A	A
PMIC N/A			—	PARED E		1 owling	2	3	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444					1 14					
STAND MICROCI DRAW	IRCUIT	•	CHEC	CKED BY		Bowling)				CIRC	UIT,	ME	MORY	Y, D	IGI'		СМ	
APPROVED				el A. F	rye		(S), S						ESS LITH	MEMO IIC	ORY		
AND AGENCIE DEPARTMENT C	IES OF THE			WING A 3-08-3		AL DATE	Ē		SI		T	GE CC	ODE		5	962-	 -931	28	
AMSC N/A			REV	ISION	LEVEL A				A	HEET	1	672€ ○	5 8 OF	1	29	5962-93128			


REVISIONS

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

3004708 OOLL697 359 **35**9

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	<u>Circuit function</u>	Access Time
01		256K x 1 CMOS SRAM (CMOS-I/O)	60
02		256K x 1 CMOS SRAM (TTL-I/O)	60
03		256K x 1 CMOS SRAM (CMOS-I/O)	40
04		256K x 1 CMOS SRAM (TTL-I/O)	40
05		256K x 1 CMOS SRAM (TTL-I/O)	50

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as disignated in MIL-STD-1835 and as follows:

Outline letter	Descriptive Designator	<u>Terminals</u>	Package Style
•	See figure 1	36	Flat pack
^	See figure 1	40	Flat pack
7	See figure 1	36	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ Generic numbers are listed on the Standard Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103 and QML-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

DESC FORM 193A JUL 94

■ 9004708 0011698 295 ■ 3

	Absolute maximum ratings. 2/3/			
	Supply voltage range (V_{CC})		.250 0	dc dc dc
	Thermal resistance, junction-to-case (Θ_{JC}) : Cases X and Y Maximum power dissipation (P_D) Maximum junction temperature (T_J)		3.31°C/Watt	
1.4	Recommended operating conditions.			
	Supply voltage range (V _{CC})		4.5 V dc to 5.5 V dc 0.0 V dc 3.5 V dc to V _{CC} + 0.3 V dc 2.2 V dc to V _{CC} + 0.5 V dc -0.3 V dc to 1.5 V dc -0.5 V dc to 0.8 V dc -55°C to +125°C	
1.5	Digital logic testing for device classes Q and ${f V}$.			
	Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)		100 percent	
2.	APPLICABLE DOCUMENTS			
enecif	Government specification, standards, bulletin, and hication, standards, bulletin, and handbook of the iss cifications and Standards specified in the solicitati	ue listed in tha	it issue of the Department	of belefise flidex
SPEC	IFICATION			
MI	LITARY			
	MIL-I-38535 - Integrated Circuits, Manufacturing,	General Specific	cation for.	
STAN	IDARDS			
MI	LITARY			
	MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.		
BULI	LETIN			
M:	ILITARY			
	MIL-BUL-103 - List of Standard Microcircuit Drawin	ngs (SMD's).		
_	tresses above the absolute maximum rating may cause p operation at the maximum levels may degrade performa ll voltages referenced to V _{SS} (V _{SS} = ground), unlest aximum junction temperature may be increased to +175°	nce and affect r	eliability.	
	STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
	DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 3
	FORM 193A L 94			

5 9004708 0011699 121 **5**

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth Table(s)</u>. The truth table(s) shall be as specified on figure 3.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit shall be as specified in figure 6.
- 3.2.5 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

DESC FORM 193A JUL 94

📰 9004708 0011700 773 📰

- 3.2.6 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-I-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-I-38535 for classes Q and V. Samples may be pulled any time after seal.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 Certificate of compliance. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

3004708 0011701 60T **3**

Test	Symbol	Conditions 1/		Group A	Device	L	imits	_ Unit
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specifie	ed	subgroups	type	Min_	 Max	<u> </u>
High level output voltage	v _{он}	V _{CC} = 4.5 V, I _{OH} = -200 μA, V _{IH} = 3.5 V, V _{IL} = 1.5 V		1,2,3	01,03	v _{cc} 05		V
		V _{CC} = 4.5 V, I _{OH} = -4 mA, V _{IH} = 2.2 V, V _{IL} = 0.8 V		 	02,04, 05	2.4		
		111	M,D, L,R, F,G,	1 L <u>2</u> /		<u>3</u> /		v
Low level output voltage	v _{OL}	V _{CC} = 5.5 V, I _{OL} = 200 μA, V _{IL} = 1.5 V, V _{IH} = 3.5 V	<u>In</u>	1,2,3	01,03		0.05	v
	[]	V _{CC} = 4.5 V, I _{OL} = 8 mA, V _{IH} = 2.2 V, V _{IL} = 0.8 V	T		02,04, 05		0.4	-
		 	M,D, L,R, F,G,	1 [<u>2</u> /			<u>3</u> /	V
Input leakage current	IILK	V _{CC} = 5.5 V, V _{IN} = 0.0 V to 5.5 V, all other pins at 0.0 V		1,2,3	ALL	-5	5	μΑ
			M,D, L,R, F,G,	1 2/		3/	<u>3</u> /	μA
Output leakage	I _{OŁK}	V _{CC} = 5.5 V, V _{OUT} = 0.0 V to 5.5 V, all other pins at 0.0 V		1,2,3	ALL	-10	10	μА
current			M,D, L,R, F,G,	1 <u>2</u> /		3/	<u>3</u> /	μА
Data retention voltage	v _{DR}	v _{CC} = 2.5 v	•	1,2,3	All	2.5		V
vollage			M,D, L,R, F,G,	1 <u>2</u> /		3/		٧
Operating supply	^I cc1	<u>v</u> cc = 5.5 v, f = f _{MAX} 4/, Ecc = GND,	111	1,2,3	ALL		70	mA
Current		no output loading	M,D, L,R, F,G,	1 2/			3/	mA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 6

DESC FORM 193A JUL 94

9004708 0011702 546 📟

Test	Symbol	Conditions 1/		Group A	Device	<u> </u>	imits	_ Unit
•		$ -55^{\circ}C \le T_{C} \le +125^{\circ}C $ $ 4.5 V \le V_{CC} \le 5.5 V $ $ unless otherwise specifically considered and the specifically $	ed	subgroups	type	Min	Max	
Supply current (deselected)	I _{cc2}	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		1,2,3	ALL		2	mA
			M,D,	1				
	ļ		F,G,	2/			3/	mA
Supply current (standby)	I _{CC3}	$ \begin{vmatrix} \underline{V}_{CC} = 5.5 \text{ V, } f = 0.0 \text{ MHz,} \\ E = V_{CC}, \text{ all other} \\ \text{inputs} = V_{CC} \text{ or GND} $		1,2,3	ALL		2	mA
	j	inputs = V _{CC} or GND	M,D,	1		,		
			F,G,	2/			<u>3</u> /	mA
Data retention current	1 _{CC4}	v _{cc} = 2.5 v		1,2,3	ALL		1	mA
			M,D,	1				
			F,G,	2/			<u>3</u> /	mA
Supply current (cycling, selected)	I _{CC5}	_ E = V _{IL} = GND, f = 4.0 MHz, no output loading		1,2,3	ALL		25	 mA
			M,D,	1				
			F,G,	<u>2</u> /			<u>3</u> /	mA
Input capacitance <u>5</u> /	CIN	 0.0 ≤ V _{IN} ≤ V _{CC} , T _A = +25°C f = 1.0 MHz, see 4.4.1e	,	4	ALL		4	pF
Output capacitance 5/	COUT	 0.0 ≤ V _{OUT} ≤ V _{CC} , T _A = +25° f = 1.0 MHz, see 4.4.1e	с,	 4 	ALL		7	pF
Functional tests		 See 4.4.1c		7,8A,8B	ALL			
			M,D,	9				
			F,G,	2/		3/		
		Read cycle						
Read cycle time	tavav			9,10,11	01,02	60		ns
					_05	50		-
			1		03,04	40		1
			M,D, L,R, F,G,	1 1 2/		3/		ns
See footnotes at end of	table.						1	_1
MTCPOC	STANDA	ARD D DRAWING	SIZ	1			596	2-9312
DEFENSE ELEC	TRONIC	S SUPPLY CENTER	A					
DAIIU	n, Uni	0 45444		L 1	REVISION	LEVEL.	SHEE	Т

9004708 0011703 482

Test	Symbol	Conditions 1/	Group A	Device	<u>L</u>	imits	_ Unit
1651		-55°C ≤ T _C ≤ $+125$ °C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	<u> </u>
ddress access time	tavqv		9,10,11	01,02		60	_ ns
				05		50	-
		M,D,	1	03,04		40	1
		<u> L, R, </u> F, G, Н	<u>2</u> /			<u>3</u> /	ns
Chip enable access	t _{ELQV}		9,10,11	01,02	<u> </u>	60	_ ns
time				_05		50	-
		M,D,	1	03,04		40	
		L,R, F,G, H	<u>]</u> <u>2</u> /			3/	ns
Output enable access time	t _{GLQV}		9,10,11	ALL		15	ns
		M, D, L, R, F, G, H	1 2/			3/	ns
Chip enable to	t _{ELQX}		9,10,11	ALL	3		ns
output active		M,D, L,R, F,G, H	1 2/		3/		ns
Output enable to	t _{GLQX}		9,10,11	ALL	3		ns
output active		М, D, L_R, F,G, H	1 2/		3/		ns
Output hold after	tAXQX		9,10,11	ALL	5		ns
address change		M,D, L,R, F,G,	1 2/		3/		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8

9004708 0011704 319 📟

### A S V S V C S S S S V Unless otherwise specified ### A S V S V C S S S S V Unless otherwise specified ### A S S S S S V Unless otherwise specified ### P S S S S S S S S S S S S S S S S S	Test			Symbol Conditions 1/ Group				_ Unit	
thip disable to output disable TeHQ2			-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specif	ied	subgroup:	s type	 Min	Max	
N,D, 1 1 15 ns	Chip disable to	t _{EHQZ}			9,10,11	ALL		15	ns
Output enable to output disable H	output disable			L,R, F,G,	Ī			3/	ns
		t _{GHQZ}		Н	 	ALL			ns
Write cycle time tavav	output disable			L,R, F,G,	Ī			<u>3</u> /	ns
M,D, 1 05 50 03,04 40			Writ					<u> </u>	<u> </u>
M,D, 1 03,04 40 1 1 1 1 1 1 1 1 1	Write cycle time			9,10,11	01,02	60		_ ns	
M,D, 1						_05	50		_
M,D, 1						03,04	40		
Write pulse width twLwH 9,10,11 01,02 55				L,R,			3/		ns
M,D, 1	Write pulse width	t _{ul u}		In	9,10,11	01,02	55		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						05	45		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
Chip enable to end of write				L,R, F,G,					ns
Of write 05 45 03,04 35	Chip enable to end	lte		<u> H</u>	9.10.11	01.02	55		ns
	of write	ELWH			,,,,,,,,,				113
M,D,						į	1		
H				L,R, F,G,	Ţ.	05,04			ns
See footnotes at end of table.	See footnotes at end	of table.	The state of the s	Н					
	MICRO	CIRCUIT	DRAWING		l l			596	2-9312
STANDARD SIZE 5962-93 MICROCIRCUIT DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER		CTRONICS ON, OHIO			F	REVISION	LEVEL A	SHEE	T 9

9004708 0011705 255 🖿

Test Symbol Conditions		Conditions	1/ Group A 5°C subgroups		Device type	Limits		Unit
	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 \text{ V} \le V_{CC} \le 5.5 \text{ N}$ $\text{unless otherwise special}$			subgroups	l type	Min	Max	
Address setup to	t _{AVWH}			9,10,11	01,02	 55	l	_ ns
end of write	Avwn		,	•	05	50		_
					03,04	35		
			M,D, L,R, F,G,	1 L <u>2</u> /		3/		ns
Data setup to end t _{DVWH}		In	9,10,11	01,02,	40		ns	
					03,04	30		
			M,D, L,R,	1				
			F,G,	<u>2</u> /		<u>3</u> /		ns
Data hold after end twhdx	twHDX		Tar	9,10,11	All	5		ns
			M,D, L,R,	. 1	 			
			F,G,	<u>2</u> /		<u>3</u> /		ns
Address setup to start of write	tavwL			9,10,11	ALL	0	***************************************	ns
		M,D, L,R, F,G, H	1 . <u>2</u> /		3/		ns	
Address hold after	Idress hold after twhax end of write			9,10,11	All	0		ns
			M,D, L,R, F,G,	1 <u>2</u> /		3/		ns
Output active after end of write			9,10,11	All	1 1		ns	
			M,D, L,R, F,G,	1 . <u>2</u> /		 <u>3</u> /		ns
Write enable to	t _{WLQZ}		H	9,10,11	ALL		15	ns
output disable	WLQZ		M,D, L,R,	<u> </u>	<u> </u> 			
			F,G,				3/	ns
See footnotes at end o	of table.							
MICRO	STANDAR CIRCUIT	DRAWING	SIZ	i i			596	2-9312
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				EVISION	LEVEL	SHEE	<u></u>	

■ 9004708 0011706 191 **■**

Test	Symbol	Conditions $\underline{1}$ /	Group A	Device	<u>L</u>	imits	_ Unit
		-55°C ≤ T _C ≤ +125°C	subgroups	type			
		-55° C ≤ T_{C} ≤ $+125^{\circ}$ C 4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified	_		Min	Max	<u> </u>
Write disable pulse t	twHWL		9,10,11	ALL	5		ns
		M,D,	1				
	!!!	L, R, F, G,	_ _ <u>2</u> /	1	<u>3</u> /		l ns

 $\underline{1}$ / AC measurements assume transition times ≤ 2 ns/volt. For output load circuit, see figure 4 and for timing waveforms, see figure 5.

2/ When performing postirradiation electrical measurements for any RHA level $T_A = +25^{\circ}C$. Limits shown are guaranteed at $T_A = +25^{\circ}C$ ±5°C. The M, D, L, R, F, G, and H in the test condition column are the postirradiation limits for the device types specified in the device types column.

3/ Preirradiation values for RHA marked devices shall also be the postirradiation values, unless otherwise specified.

4/ f_{MAX} = 1/t_{AVAY} (minimum). 5/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET

DESC FORM 193A JUL 94

9004708 0011707 028 🚥

1/2/ TABLE IB. SEP test limits.

Device	T. =	Memory	v _{cc} = 4	4.5 V	Bias for latch-up test
type	Temperature ±10°C	pattern	Effective LET no upsets [MEV/(mg/cm ²)]	Maximum device cross section (µm²) (LET = 120)	V _{CC} = 5.5 V no latch-up LET = <u>3</u> /
ALL	+125°c	<u>4</u> /	≥ 120	≤ 100	≥ 120

1/ For SEP test conditions, see 4.4.5 herein.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12


DESC FORM 193A JUL 94

🕶 9004708 0011708 T64 📟

 $[\]overline{\underline{2}}/$ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-ofline testing. Test plan must be approved by TRB and qualifying activity.

 $[\]frac{3}{4}$ / Worst case temperature T_A = +125°C. $\frac{1}{4}$ / Testing shall be performed using checkerboard and checkerboard bar test patterns.





0 1 - 1	Millimeters				Inche	s
Symbol	Min	Max	Min	Max		
Α	1.91	2.41	.075	. 095		
b	.18	.25	.007	.010		
s1	2.62	3.12	.103	.123		
c	.11	.15	.004	.006		
Đ	16.26	16 76	.640	.660		
E	15.82	16.18	.623	.637		
e	0.64	BSC	0.029	BSC		
L	5.96	7.24	.235	. 285		
	i	ı	1			


Note: The US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.


FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

DESC FORM 193A JUL 94

9004708 0011709 9TO





Combal	Millin	imeters Inche		es	
Symbol	Min	Max	Min	Max	
Α	1.68	1.98	.066	.078	
b	.18	.25	.007	.010	
s1	1.98	2.48	.078	.098	
С	.11	.15	004	.006	
D	16.26	16.76	.640	.660	
E	19.48	19.88	.768	.783	
F	1.53	1.93	.060	.076	
e	0.64	4 BSC	.029	BSC	
L	6.04	7.32	. 238	0.288	


Note: The US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outlines</u> - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 14

DESC FORM 193A JUL 94

M 9004708 0011710 612 📼



9004708 0011711 559 🖿

Case Z (continued)

0 - 1 - 1	Inche	Inches		meters
Symbol	Min	Max	Min	Max
A	.075	.095	1.91	2.41
b	-007	.010	j .178	.254
c	.0050	.0075	.127	.191
Ď	.640	.660	16.26	16.76
Ē	.623	.637	15.82	16.18
e	0.029	BSC	0.64	BSC
F	.421	.429	10.69	10.90
İĠ	0.525	REF	13.34 REF	
İĤ	0.139	REF	3.43	REF
١ ٪	.270	.300	6.86	7.62
M	.005	.011	.127	.279

_	Inches	Inches		meters	
Symbol	Min	Max	Min	Max	
0	.045	.055	1.14	1.39	
i P	0.010	REF	0.254 REF		
Q	.075	.075 .085		2.15	
R	0.040 REF		1.02	REF	
S	.070 .080		1.77	2.03	
s1	.103 .123		2.62	3.12	
T	0.240 REF		6.10	REF	
Ú	0.100) REF	2.54	REF	
v	0.115	REF	2.92	REF	
W	0.009	REF	0.13	REF	
Y	0.010) REF	0.25	REF	
Z	0.490	REF	12.45	REF	

- NOTES: 1. Lid tied to V_{SS}.

 2. The indicated terminal pad is P1. Terminal pads are numbered clockwise (bottom view) through P6.

 3. The US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case ou*Lines</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPFLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

DESC FORM 193A JUL 94

9004708 0011712 495

Device types		ALL	
Case Outline	х	Υ	Z
Terminal No.	Term	ninal symb	ol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 P1 P2 P3 P4 P5 P6	GND VCC A10 A12344 A14 VCDDD CC A15 A16 A16 A16 A16 A16 A16 A16 A16 A16 A16	NC D CC O O O O O O O O O O O O O O O O O	GND CC AO O O O O O O O O O O O O O O O O O

FIGURE 2. Tenninal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL	SHEET 17


■ 9004708 0011713 321 ■

DEVICE TYPES: All (See notes 1, 2, and 3)						
MODE	Ē	u	G G	D	Q	POWER
WRITE	Low	Low	х	Data-in	High-Z	Active
READ	Low	High	Low	х	Data-Out	Active
STANDBY	High	X	x	х	High-Z	Standby

NOTES:

- Low = V_{IL}, High = V_{IH}, X = V_{IH} or V_{IL}.
 When in standby mode, E must be V_{IH} = V_{CC} to dissipate minimum standby power.
 When G = high, Q is high-Z.

FIGURE 3. Truth Table.



Note: Capacitance includes scope and jig (minimum value).

AC test conditions


o V _{CS} ns/V 5 V 5 V

FIGURE 4. Output Load Circuit.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18


DESC FORM 193A JUL 94

🚥 9004708 0011714 268 **=**



JUL 94





NOTES:


- The writing of the RAM is initiated by the high to low transition_on W.
 Write cycle data is latched by the first occurrence of E high or W high.
- 3. \overline{E} high or \overline{W} high must occur while address transitions.
- 4. Write cycle time is guaranteed for toggling \bar{E} or holding \bar{E} in an active state.

FIGURE 5. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL A	SHEET 20

DESC FORM 193A JUL 94

9004708 0011716 030



Notes:

- Module power pins connected to V1.
 The absolute voltage ratings of Section 1.3 shall not be exceeded.
 ESD precautions shall be followed.
- 4. The pattern in the memory array will be checkerboard for irradiation and accelerated aging tests.
- 5. Pin conditions:

$$v_1 = 5.0 \text{ V}$$
 $\overline{w} = \text{VIH}$ $D, \overline{E}, \overline{G} = \text{VIL}$ $v_{1L} = \text{GND}$ $Q = \text{Floating}$ $C = 0.1 \text{ uF}$ (± 10%) $v_{1H} = \text{VDD}$ $A_0 - A_{17} = \text{VIL}$ $R = 10 \text{ K}\Omega$ (± 10%)

FIGURE 6. Radiation exposure circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93128
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 21

DESC FORM 193A JUL 94

9004708 0011717 777

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	 Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-I-38535,	ance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	 Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	 Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

 $\underline{1}/$ Blank spaces indicate tests are not applicable.

 $\frac{1}{4}$ * indicates PDA applies to subgroup 1 and 7.

 $\frac{5}{}$ / ** see 4.4.1e. $\underline{6}/\Delta$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device classes Q and V performance of delta limits shall be as specified in the manufacturer's QM plan.

7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 22

DESC FORM 193A

JUL 94

9004708 0011718 903 🎟

 $[\]frac{2}{2}$ / Any or all subgroups may be combined when using high-speed testers. $\frac{3}{2}$ / Subgroups 7 and 8 functional tests shall verify the truth table.

TABLE IIB. Delta limits at +25°C.

Test <u>1</u> /	All device types
I _{CC3} standby	±10 percent of specified value in table IA
I _{ILK} , I _{OLK}	±10 percent of specified value in table IA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA benein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-283 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93128
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 23

DESC FORM 193A JUL 94

9004708 0011719 847

- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-33535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes 0 and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postironadiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate indiced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL A	SHEET 24

· 9004708 0011720 561 🖿

- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing for class M devices shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-I-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-I-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices. SEP testing shall be performed on the SEC or alternate SEP test vehicle as approved by the qualifying activity at inital qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be \geq 100 errors or \geq 10⁷ ions/cm².
 - c. The flux shall be between 10^2 and 10^5 ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The test temperature shall be ± 25 °C and the maximum rated operating temperature ± 10 °C.
 - f. Bias conditions shall be V_{CC} = 4.5 V dc for the upset measurements and V_{CC} = 5.5 V dc for the latchup measurements.
 - g. For SEP test limits, see Table IB herein.
- 4.4.4.5 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurence of latchup (SEP).
- 4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL A	SHEET 25

DESC FORM 193A


JUL 94

■ 9004708 0011721 4T8 **■**

- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38535, MIL-STD-1331, and as follows:

CTNICOUT	 Input and Bidirectional output capacitance, terminal-to-GND.
CIN'COUT	 Ground zero voltage potential.
I _{cc}	 Supply Current.
IIL	 Input Current Low.
IIL	 Input Current High.
IH	 Case Temperature.
Τ̈́	 Junction Temperature.
Λ ^{CC}	 Positive Supply Voltage.
V C C 0/V	 Latch-up over-voltage.
0/I	 Latch-up over-current.

6.5.1 <u>Timing parameter abbreviations</u>. All timing abbreviations use lower case characters with upper case character subscripts. The initial character is always "t" and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal specify the signal name and the signal transition. The format is as follows:



a. Signal definitions:

 \overline{E} = Chip Enable \overline{W} = Write Enable \overline{G} = Output Enable \overline{A} = Address Input Bus \overline{G} = Data In \overline{G} = Data Out

b. Transition definitions:

H = Transition to High
V = Transition to Valid
X = Transition to invalid or "Don't Care"
Z = Transition to off (High Impedance)

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL A	SHEET 26

DESC FORM 193A JUL 94

9004708 0011722 334 📟

6.5.2 <u>Timing Limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.3 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document Listing
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	Q11L-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard	5962-XXXXXZZ (11)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL A	SHEET 27

DESC FORM 193A JUL 94

💌 9004708 0011723 270 **==**

APPENDIX

FUNCTIONAL ALGORITHMS

10. SCOPE

- 10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - 30. ALGORITHMS
 - 30.1 Algorithm A (pattern 1).
 - 30.1.1 Checkerboard, checkerboard-bar.
 - Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
 - Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum. Step 2.

 - Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.
 - 30.2 Algorithm B (pattern 2).

30.2.1 March.

- Load memory with background data, incrementing from minimum to maximum address Locations (all "O's"). Step 1.
- Read data in location 0. Step 2.
- Write complement data to location 0. Step 3.
 - Read complement data in location 0.
- Repeat steps 2 through 4 incrementing X-fast sequentially for each location in the array. Step 5.
- Read complement data in maximum address location. Step 6.
- Write data to maximum address location. Step 7.
- Step 8. Read data in maximum address location.
- Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array. Step 9.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL	SHEET 28

DESC FORM 193A

JUL 94

9004708 0011724 107

APPENDIX

30.3 Algorithm C (pattern 3).

30.3.1 XY March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "O's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location O.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address Location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

30.4 Algorithm D (pattern 4).

30.4.1 CEDES - CE deselect checkerboard, checkerboard-Lar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from Location 0 to maximum.
- Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location O to maximum.
- Step 3. Read memory, verifying the output checkerboard pattern by incrementing from Location O to maximum.
- Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location 0 to maximum.
- Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-93128
		REVISION LEVEL	SHEET 29

DESC FORM 193A JUL 94

9004708 0011725 043