



Z86C06

CMOS Z8[®] CCP[™]

CONSUMER CONTROLLER PROCESSOR

FEATURES

- 8-bit CMOS microcontroller
- 18-pin DIP package
- Low Cost
- 3.0 to 5.5 volt operating range
- Fast instruction pointer - 1.0 microseconds @ 12 MHz
- Two standby modes - STOP and HALT
- 14 input/output lines (two with Comparator inputs)
- 1 Kbyte of ROM
- 124 bytes of RAM
- Four Expanded Register File Control Registers and two SPI Registers
- Two programmable 8-bit Counter/Timers
- 6-bit programmable prescaler
- Six vectored, priority interrupts from five different sources
- Clock speeds 4, 8, and 12 MHz
- Brown-Out protection
- Watchdog/Power-On Reset Timer
- Two Comparators with programmable interrupt polarity
- On-chip oscillator that accepts a crystal, ceramic resonator, LC, RC, or external clock drive.
- Serial Peripheral Interface (SPI)
- Low EMI Noise Mode
- Up to -40°C to 105°C operation

GENERAL DESCRIPTION

The Z86C06 CCP (Consumer Controller Processor) is a member of the Z8 single-chip microcontroller family with 1 Kbyte of ROM, and 124 bytes of General Purpose RAM. The device is housed in an 18-pin DIP, and is manufactured in CMOS technology. Zilog's CMOS microcontroller offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption.

The Z86C06 architecture is based on Zilog's 8-bit microcontroller core with the addition of an Expanded Register File which allows access to register mapped peripheral and I/O circuits. The CCP offers a flexible I/O scheme, and a number of ancillary features that are useful in many consumer, industrial, automotive, and advanced scientific applications.

The device applications demand powerful I/O capabilities. The CCP fulfills this with 14 pins dedicated to input and output. These lines are grouped into two ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Three basic address spaces are available to support this wide range of configurations; Program Memory, Register File, and Expanded Register File. The Register File is composed of 124 bytes of General-Purpose Registers, two I/O Port registers and fifteen Control and Status registers. The Expanded Register File consists of four control registers, SPI Receive Buffer, and the SPI compare register.

GENERAL DESCRIPTION (Continued)

T-52-33-53

With powerful peripheral features such as on-board comparators, counter/timers, watch dog timer, and serial peripheral interface, the Z86C06 meets the needs for most sophisticated controller applications (Figure 1).

Note: All Signals with a preceding front slash, "/", are active Low, e.g.: B/W (WORD is active Low); /B/W (BYTE is active Low, only); /N/S (NORMAL and SYSTEM are both active Low).




Figure 1. Functional Block Diagram

PIN DESCRIPTION

Table 1. Pin Identification

No	Symbol	Function	Direction
1-4	P24-7	Port 2 pin 4, 5, 6, 7	In/Output
5	VCC	Power Supply	Input
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8-10	P31-3	Port 3 pin 1, 2, 3	Fixed Input
11-13	P34-6	Port 3 pin 4, 5, 6	Fixed Output
14	GND	Ground	Input
15-18	P20-3	Port 2 pin 0, 1, 2, 3	In/Output




Figure 2. Pin Configuration

PIN FUNCTIONS

XTAL1. *Crystal 1* (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network or an external single-phase clock to the on-chip oscillator input.

XTAL2. *Crystal 2* (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network to the on-chip oscillator output.

Port 2 P20-P27. Port 2 is an 8-bit, bi-directional, CMOS compatible I/O port. These 8 I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered and contain Auto-Latches. Bits programmed as outputs may be globally programmed as either push-pull or open drain (Figure 3a and 3b). In addition when the SPI is enabled, P20 functions as data-in (DI), and P27 functions as data-out (DO) for the SPI.

PIN FUNCTIONS (Continued)

T-52-33-53




Figure 3a. Port 2 Configuration

T-52-33-53




Figure 3b. Port 2 Configuration

PIN FUNCTIONS (Continued)

T-52-33-53

Auto-Latch. The Auto-Latch puts valid CMOS levels on all CMOS inputs that are not externally driven. Whether this level is zero or one cannot be determined. A valid CMOS level rather than a floating node reduces excessive supply current flow in the input buffer.

Port 3 P31-P36. Port 3 is a 6-bit, CMOS compatible, port. These six lines consist of three fixed inputs (P31-P33) and three fixed outputs (P34-P36). Pins P31, P32 and P33 are standard CMOS inputs (no auto-latches) and pins P34, P35, and P36 are push-pull outputs. Two on-board com-

parators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by programming Port3 Mode Register (bit 1). Pins P31 and P32 are programmable as falling, rising, or both edge triggered interrupts (IRQ register bits 6 and 7). P33 is the comparator reference voltage input. Access to Counter/Timer 1 is made through P31 (Tin) and P36 (Tout). Pin P34 can also be configured as SPI clock (SK), input and output, and pin P35 can be configured as Slave select (SS) in slave mode only, when the SPI is enabled (Figures 4a. and 4b.).





Figure 4a. Port 3 Configuration




Figure 4b. Port 3 Configuration

PORT Configuration Register (PCON). The PORT Configuration Register (PCON) configures the port's individually for; comparator output on Port 3, low EMI noise on Port's 2 and 3, and low EMI noise oscillator. The PCON Register is located in the Expanded Register File at bank F, location 00 (Figure 5). Bit 0 controls the comparator use in Port 3. A 1 in this location brings the comparator outputs to P34 and P35 (Figure 4b), and a 0 releases the Port to its

standard I/O configuration. Bits 5 and 6 of this register configure Port's 2 and 3, respectively, for low EMI operation. A 1 in these locations configures the port for standard operation, and a 0 configures the port for low EMI operation. Finally, bit 7 of the PCON Register controls the low EMI noise oscillator. A 1 in this location configures the oscillator with standard drive, while a 0 configures the oscillator with low noise drive.

PIN FUNCTIONS (Continued)

T-52-33-53


Low EMI Option. The Z86C06 can be programmed to operate in a low EMI emission mode by the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- Less than 1 mA current consumption during the HALT mode.
- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 ohms (typical).
- Oscillator divide-by-two circuitry is eliminated.
- Internal SLCK/TCLK operation limited to a maximum of 4 MHz (250 ns cycle time)

Comparator Inputs. Port 3, Pin P31 and Pin P32 each have a comparator front end. The comparator reference voltage, Pin P33, is common to both comparators. In analog mode, the P33 input functions as a reference voltage to the comparators. The internal P33 register and its corresponding IRQ1 is connected to the STOP Mode Recovery source selected by the SMR. In this mode, any of the STOP Mode

Recovery sources are used to toggle the P33 bit or generate IRQ1. In digital mode, Pin P33 can be used as a P33 register input or IRQ1 source (Figure 17).

PCON (F) 00



* Default Setting After Power-On Reset Only.

Figure 5. PORT Configuration Register (PCON)

FUNCTIONAL DESCRIPTION

The Z8CCP incorporates special functions to enhance the Z8's application in consumer, automotive, industrial, scientific research, and advanced technologies applications.

RESET. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- STOP Mode Recovery Source

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a STOP Mode Recovery operation.

Program Memory. Z86C06 can address up to 1 Kbytes of internal program memory (Figure 6). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 1023 consists of on-chip, mask-programmed ROM.

ROM Protect. The 1 Kbytes of Program Memory is mask programmable. A ROM protect feature will prevent "dumping" of the ROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

Expanded Register File. The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as 16 groups of 16 registers per group (Figure 7). These register groups are known as the ERF (Expanded Register File). Bits 3:0 of the Register Pointer (RP) select the active ERF group. Bits 7:4 of register RP select the working register

group (Figure 8). Three system configuration registers reside in the Expanded Register File address space in Bank F, while three SPI registers reside in Bank C. The rest of the Expanded Register addressing space is not physically implemented, and is open for future expansion. To write to the ERF, the upper nibble of the RP must be zero. To write to the rest of the register file, the lower nibble must be zero.

Note:

When using Zilog's cross assembler Version 2.1 or earlier, use the LD RP, #0X instruction rather than the SRP #0X instruction to access the ERF.





Figure 6. Program Memory Map

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

Z8 STANDARD CONTROL REGISTERS



REGISTER

% FF	SPL
% FE	GPR
% FD	RP
% FC	FLAGS
% FB	IMR
% FA	IRQ
% F9	IPR
% F8	P0IM
% F7	P3M
% F6	P2M
% F5	PRE0
% F4	T0
% F3	PRE1
% F2	T1
% F1	TMR
% F0	Reserved

RESET CONDITION

D7	D6	D5	D4	D3	D2	D1	D0
U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U
0	0	0	0	0	0	0	0
U	U	U	U	U	U	U	U
0	U	U	U	U	U	U	U
0	0	0	0	0	0	0	0
U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U
U	U	U	U	U	U	0	0
U	U	U	U	U	U	U	U
1	1	1	1	1	1	1	1
U	U	U	U	U	U	U	0
U	U	U	U	U	U	U	U
U	U	U	U	U	U	0	0
U	U	U	U	U	U	U	U
0	0	0	0	0	0	0	0

EXPANDED REG. GROUP (F)

REGISTER

% (F) 0F	WDTMR
% (F) 0E	Reserved
% (F) 0D	Reserved
% (F) 0C	Reserved
% (F) 0B	SMR
% (F) 0A	Reserved
% (F) 09	Reserved
% (F) 08	Reserved
% (F) 07	Reserved
% (F) 06	Reserved
% (F) 05	Reserved
% (F) 04	Reserved
% (F) 03	Reserved
% (F) 02	Reserved
% (F) 01	Reserved
% (F) 00	PCON

RESET CONDITION

D7	D6	D5	D4	D3	D2	D1	D0
U	U	U	0	1	1	0	1
0	0	1	0	0	0	0	0
1	1	1	U	U	U	U	0

EXPANDED REG. GROUP (C)

REGISTER

% (C) 02	SCON
% (C) 01	RxBUF
% (C) 00	SCOMP

RESET CONDITION

D7	D6	D5	D4	D3	D2	D1	D0
U	U	U	U	0	0	0	0
U	U	U	U	U	U	U	U
0	0	0	0	0	0	0	0

EXPANDED REG. GROUP (0)

REGISTER

% (0) 03	P3
% (0) 02	P2
% (0) 01	Reserved
% (0) 00	Reserved

RESET CONDITION

D7	D6	D5	D4	D3	D2	D1	D0
†	1	1	1	U	U	U	†
U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U

Legend:



U = Unknown

† = Reserved

* Will not be reset with a STOP Mode Recovery

Figure 7. Expanded Register File Architecture

R253 RP



Note: Default Setting After Reset = 00000000

Figure 8. Register Pointer Register

Register File. The Register File consists of two I/O port registers, 124 general purpose registers, 15 control and status registers, and four system configuration registers in

the Expanded Register Group (Figure 7). The instructions can access registers directly or indirectly via an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (Figure 9). In the 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

T-52-33-53

Note: Register Bank E0-EF is only accessed through working registers and indirect addressing modes.

Caution: D4 of Control Register P01M (R251) must be 0. If the Z86C06 is emulated by Z86C90, D4 of P01M has to change to 0 before submission to ROM code.

GPR. The Z86C06 has one extra General Purpose Register located at %FE(R254).




Figure 9. Register Pointer

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

Stack. The Z86C06 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 10).




Figure 10. Counter/Timer Block Diagram

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 (T0) or IRQ5 (T1), is generated.

The counters are programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the

internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3, line P36 serves as a timer output (Tout) through which T0, T1 or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

Interrupts. The Z86C06 has six different interrupts from six different sources. The interrupts are mask-able and prioritized (Figure 11). The six sources are divided as follows; three sources are claimed by Port 3 lines P31-P33, two sources in the counter/timers, and one source for the SPI. The Interrupt Mask Register globally or singularly enables or disables the six interrupt requests (Table 2).




Figure 11. Interrupt Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

Table 2. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ 0	IRQ 0	0, 1	External (P32), Rising Falling Edge Triggered
IRQ 1	IRQ 1	2, 3	External (P33), Falling Edge Triggered
IRQ 2	IRQ 2, T _{IN}	4, 5	External (P31), Rising Falling Edge Triggered
IRQ 3		6, 7	Software Generated
IRQ 4	TO	8, 9	Internal
IRQ 5	TI	10, 11	Internal

Note:

When SPI is enabled IRQ3 is an internal interrupt.

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86C06 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs services. When the SPI is disabled, IRQ3 has no hardware source but can be invoked by software (write to IRQ3 Register). When the SPI is enabled, an interrupt will be mapped to IRQ3 after a byte of data has been received by the SPI Shift Register.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

The programming bits for the INTERRUPT EDGE SELECT are located in the IRQ register (R250), bits D7 and D6. The configuration is shown in Table 3.

Table 3. IRQ Register

IRQ		Interrupt Edge	
D7	D6	P31	P32
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F


Notes:

F = Falling Edge
R = Rising Edge

Clock. The Z86C06 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 KHz to 12 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal is connected across XTAL1 and XTAL2 using the recommended capacitors (C1=C2 is more than or equal to 22 pF) from each pin to ground. The RC oscillator option is mask-programmable, to be selected by the customer at the time the ROM code is submitted. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 12).

T-52-33-53



* Preliminary Value Including Pin Parasitics

Figure 12. Oscillator Configuration

The RC value vs Frequency curves are shown in Figure 54 and 55. (Limitation: The RC option is not available in the 12 MHz part.) In addition, a special feature has been incorporated into the Z86C06; in low EMI noise mode (bit 7 of PCON register=0) with the RC option selected, the oscillator is targeted to consume considerably less ICC current at frequencies of 10 KHz or less.

Power-On Reset. A timer circuit clocked by a dedicated on-board RC oscillator or by the XTAL oscillator is used for the Power-On Reset (POR) timer function. The POR time allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the three conditions:

- Power fail to Power OK status
- STOP mode recovery (If D5 of SMR=1)
- WDT timeout

The POR time is a nominal 5 ms. Bit 5 of the STOP Mode Register determines whether the POR timer is bypassed after STOP mode recovery (typical for external clock, and RC/LC oscillators with fast start up time).

HALT. Will turn off the internal CPU clock but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. The STOP mode is terminated by a RESET of either WDT timeout, POR, SPI compare, or SMR recovery. This causes the processor to restart the application program at address 000C (HEX). Note, the crystal remains active in STOP mode if bits 3 and 4 of the WDTMR are enabled. In this mode, only the watch dog timer runs in STOP mode.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate sleep instruction, i.e.:

FF	NOP; clear the pipeline
6F	STOP; enter STOP mode
or	
FF	NOP; clear the pipeline
7F	HALT; enter HALT mode

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

Serial Peripheral Interface (SPI). The Z86C06 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. The SPI includes features such as STOP Mode Recovery, Master/Slave selection, and Compare mode. Table 4 contains the pin configuration for the SPI feature when it is enabled. The SPI consists of four registers: SPI Control Register (SCON), SPI Compare Register (SCOMP), SPI Receive/Buffer Register (RxBUF), and SPI Shift Register. SCON is located in bank (C) of the Expanded Register Group at address 02 (Figure 13). This register is a read/write register that controls; Master/Slave selection, interrupts, clock source and phase selection, and error flag. Bit 0 enables/disables the SPI with the default being SPI disabled. A one in this location will enable the SPI, and a 0 will disable the SPI. Bits 1 and 2 of the SCON register in Master mode select the clock rate. The user may choose whether internal clock is divide by 2, 4, 8 or 16. In slave mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred. The RxCharOverrun flag is only reset by writing a 0 to this bit. In slave mode, bit 2 of the Control Register disables the data-out I/O function. If a 1 is written to this bit, the data-out pin is released to its original port configuration. If a 0 is written to this bit, the SPI shifts out one bit for each bit received. Bit 3 of the SCON Register enables the compare feature of the SPI, with the default being disabled. When the compare feature is enabled, a comparison of the value in the SCOMP Register is made with the value in the RxBUF Register. Bit 4 signals that a receive character is available in the RxBUF Register. If the associated IRQ3 is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge. The SPI clock source is defined in bit 6. A 1 uses Timer0 output for the SPI clock, and a 0 uses TCLK for clocking the SPI. Finally bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

Table 4. SPI Pin Configuration

Name	Function	Pin Location
DI	Data-In	P20
DO	Data-Out	P27
SS	Slave Select	P35
SK	SPI Clock	P34

SPI Operation. The SPI is used in one of two modes; either as system slave, or a system master. Several of the possible system configurations are shown in Figure 14. In the slave mode, data transfer starts when the slave select (SS) pin goes active. Data is transferred into the slave's SPI

Shift Register, through the DI pin, which has the same address as the RxBUF Register. After a byte of data has been received by the SPI Shift Register, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. The next byte of data will be received at this time. The RxBUF Register must be cleared, or a Receive Character Overrun (RxCharOverrun) flag will be set in the SCON Register, and the data in the RxBUF Register will be overwritten. When the communication between the master and slave is complete, the SS goes inactive.

Unless disconnected, for every bit that is transferred into the slave through the DI pin, a bit is transferred out through the DO pin on the opposite clock edge. During slave operation, the SPI clock pin (SK) is an input. In master mode, the CPU must first activate a SS through one of its I/O ports. Next, data is transferred through the master's DO pin one bit per master clock cycle. Loading data into the shift register initiates the transfer. In master mode, the master's clock will drive the slave's clock. At the conclusion of a transfer, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. Before data is transferred via the DO pin, the SPI Enable bit in the SCON Register must be enabled.

SCON (C) 02




Figure 13. SPI Control Register (SCON)

T-52-33-53







Figure 14. SPI System Configuration

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

SPI Compare. When the SPI Compare Enable bit, D3 of the SCON Register is set to 1, the SPI Compare feature is enabled. The compare feature is only valid for slave mode. A compare transaction begins when the (SS) line goes active. Data is received as if it were a normal transaction, but there is no data transmitted to avoid bus contention with other slave devices. When the compare byte is received, IRQ3 is not generated. Instead, the data is compared with the contents of the SCOMP Register. If the data does not match, DO remains inactive and the slave ignores all data until the (SS) signal is reset. If the data received matches the data in the SCOMP register, then a SMR signal is generated. DO is activated if it is tri-stated by D2 in the SCON Register, and data is received the same as any other SPI slave transaction.

When the SPI is activated as a slave, it operates in all system modes; STOP, HALT, and RUN. Slaves not comparing remain in their current mode, whereas slaves comparing wake from a STOP or HALT mode by means of an SMR.

SPI Clock. The SPI clock is driven from three sources; with Timer0, a division of the internal system clock, or an external master when in slave mode. Bit D6 of the SCON Register controls what source drives the SPI clock. A 0 in

bit D6 of the SCON Register determines the division of the internal system clock if this is used as the SPI clock source. Divide by 2, 4, 8, or 16 is chosen as the scaler.

Receive Character Available and Overrun. When a complete data stream is received, an interrupt is generated and the RxCharAvail bit in the SCON Register is set. Bit 4 in the SCON Register is for enabling or disabling the RxCharAvail interrupt. The RxCharAvail bit is available for interrupt polling purposes and is reset when the RxBUF Register is read. RxCharAvail is generated in both master and slave modes. While in slave mode, if the RxBUF is not read before the next data stream is received and loaded into the RxBUF Register, Receive Character Overrun (RxCharOverrun) occurs. Since there is no need for clock control in slave mode, bit D1 in the SPI Control Register is used to log any RxCharOverrun (Figure 15 and Figure 16).

No	Parameter	Min	Units
1	DI to SK Set-up	10	ns
2	SK to D0 Valid	15	ns
3	SS to SK Set-up	.5 Tsk	ns
4	SS to D0 Valid	15	ns
5	SK to Df hold time	10	ns




Figure 15. SPI Timing

T-52-33-53





Figure 16. SPI Timing

STOP Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of STOP mode recovery (Figure 17). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of a STOP recovery and reset on a power-on cycle. Bit 6 controls whether a low level or high level is required from the recovery source. The recovery level must be active LOW to work with SPI. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR specify the source of the STOP mode recovery signal. Bit 1 determines whether the XTAL is divided by 1 or 2. A 0 in this location uses XTAL divide-by-two, and a 1 uses XTAL. The default for this bit is XTAL divide by two. Bit 0 controls the divide-by-16 prescaler of SCLK/TCLK.

SCLK/TCLK divide-by-16 select (D0). D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources the counter/timers and interrupt logic).

XTAL Clock divide-by-2 (D1). This bit determines whether the XTAL clock is divided by two or one. When this bit is set to 1, the SCLK/TCLK is equal to the XTAL clock. This option can work together with the low EMI options in PCON register to reduce the EMI noise. Maximum frequency is 4 MHz when divide-by-1 selection is active.



* Default setting after RESET

Figure 17. STOP Mode Recovery Register

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

STOP Mode Recovery Source (D2,D3,D4). These three bits of the SMR specify the wake-up source of the STOP Mode recovery (Figure 18 and Table 5).

Table 5. STOP Mode Recovery Source			
D4	SMR D3	D2	Operation Description of Action
0	0	0	POR recovery only
0	0	1	POR recovery only
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of Port 2 bits 0:3
1	1	1	Logical NOR of Port 2 bits 0:7

P31-P33 cannot wake up from STOP mode if the input lines are configured as analog inputs. When the SPI is enabled and the Compare feature is active, a SMR is generated upon a comparison in the SPI Shift Register and SCOMP Register, regardless of the above SMR Register settings. If SPI Compare is used to wake up the part from STOP mode, it is still possible to have one of the other STOP mode

recovery sources active. Note: These other STOP mode recovery sources have to be active level low (bit D6 in SMR set to 0 if P31, P32, P33, and P27 selected, or bit D6 in SMR set to 1 if logical NOR of Port 2 is selected).

STOP Mode Recovery Delay Select (D5). This bit disables the 5 ms RESET delay after STOP Mode Recovery. The default condition of this bit is 1.

STOP Mode Recovery Level Select (D6). A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the device from STOP mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 18).

Cold or Warm Start (D7). This bit is set by the device upon entering STOP mode. It is active high, and is 0 (cold) on POR/WDT RESET. This bit is READ only. It is used to distinguish between cold or warm start.

Watch Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and retriggered on subsequent executions of the WDT instruction. The timer circuit is driven by an on-board RC oscillator or external clock source. The POR clock source is selected with bit 4 of the WDTMR.




Figure 18. STOP Mode Recovery Source

Bits 0 and 1 control a tap circuit that determines the timeout period. Bit 2 determines whether the WDT is active during HALT and bit 3 determines WDT activity during STOP. If bits 3 and 4 of this register are both set to 1, the WDT is only driven by the external clock during STOP mode. This feature makes it possible to wake up from STOP mode from an internal source. Bits 5 through 7 of the WDTMR are reserved (Figure 19). This register is accessible only during the first 64 processor cycles (128 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch Dog Reset or a STOP Mode Recovery (Figure 20). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in bank F of the Expanded Register Group at address location 0FH. It is organized as follows:




Figure 19. Watchdog Timer Mode Register




Figure 20. Resets and WDT

FUNCTIONAL DESCRIPTION (Continued)

T-52-33-53

WDT Time Select (D1,D0). Selects the WDT time-out period. It is configured as shown in Table 6.

Table 6. WDT Time Select

D1	D0	Timeout of Internal RC OSC	Timeout of XTAL clock
0	0	5 ms min	512TpC
0	1	15 ms min	1024TpC
1	0	25 ms min	2048TpC
1	1	100 ms min	8192TpC

Notes:

The default on a WDT initiated RESET is 15 ms.
See Figures 50 through 53 for details.

WDT During HALT (D2). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

WDT During STOP (D3). This bit determines whether or not the WDT is active during STOP mode. Since XTAL clock is stopped during STOP mode, unless as specified below, the on-board RC has to be selected as the clock source to the POR counter. A 1 indicates active during STOP. The default is 1. If bits D3 and D4 are both set to 1, the WDT only, is driven by the external clock during STOP mode.

On-Board, Power-On-Reset RC or External XTAL1 Oscillator Select (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.

V_{cc} Voltage Comparator. An on-board Voltage Comparator checks that V_{cc} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{cc} is below the specified voltage (typically 2.1V).

Brown-Out Protection (V_{BO}). The brown-out trip voltage (V_{BO}) will be less than 3 volts and above 1.4 volts under the following conditions.

Maximum (V_{BO}) Conditions:

Case 1 T_A = -40°, +105°C, Internal Clock Frequency equal or less than 1 MHz

Case 2 T_A = -40°, +85°C, Internal Clock Frequency equal or less than 2 MHz

Note:

The internal clock frequency is one half the external clock frequency, unless the device is in low EMI mode.

The device functions normally at or above 3.0V under all conditions. Below 3.0V, the device functions normally until the Brown-Out Protection trip point (V_{BO}) is reached, for the temperatures and operating frequencies in cases 1 and 2 above. The device is guaranteed to function normally at supply voltages above the brown-out trip point. The actual brown-out trip point is a function of temperature and process parameters (Figure 21).

ROM Protect. ROM protect is mask-programmable. It is selected by the customer at the time the ROM code is submitted. The selection of ROM protect disables the LDC and LDCI instructions.




Figure 21. Typical Z86C06 V_{BO} Voltage vs Temperature

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V_{CC}	Supply Voltage*	-0.3	+7.0	V
T_{STG}	Storage Temp	-65	+150	C
T_A	Oper Ambient Temp	†		C

Notes:

* Voltage on all pins with respect to GND.

† See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Figure 22).




Figure 22. Test Load Configuration

DC ELECTRICAL CHARACTERISTICS

T-52-33-53

Symbol	Parameter	V _{cc} Note [3]	T _A = 0°C to 70°C		T _A = -40°C to 105°C		Typical @ 25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
	Max Input Voltage	3.3V		12		12		V	I _N ≤ 250 μA	
		5.0V		12		12		V	I _N ≤ 250 μA	
V _{CH}	Clock Input High Voltage	3.3V	0.9 V _{cc}	V _{cc} +0.3	0.9 V _{cc}	V _{cc} +0.3	2.4	V	Driven by External Clock Generator	
		5.0V	0.9 V _{cc}	V _{cc} +0.3	0.9 V _{cc}	V _{cc} +0.3	3.9	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	3.3V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc}	1.6	V	Driven by External Clock Generator	
		5.0V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc}	2.7	V	Driven by External Clock Generator	
V _{HI}	Input High Voltage	3.3V	0.7 V _{cc}	V _{cc} +0.3	0.7 V _{cc}	V _{cc} +0.3	1.8	V		
		5.0V	0.7 V _{cc}	V _{cc} +0.3	0.7 V _{cc}	V _{cc} +0.3	2.8	V		
V _{LI}	Input Low Voltage	3.3V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc}	1.0	V		
		5.0V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc}	1.5	V		
V _{OH}	Output High Voltage	3.3V	V _{cc} -0.4		V _{cc} -0.4		3.1	V	I _{OH} = -2.0 mA	
		5.0V	V _{cc} -0.4		V _{cc} -0.4		4.8	V	I _{OH} = -2.0 mA	
V _{OL1}	Output Low Voltage	3.3V		0.8		0.8	0.2	V	I _{OL} = +4.0 mA	
		5.0V		0.4		0.4	0.1	V	I _{OL} = +4.0 mA	
V _{OL2}	Output Low Voltage	3.3V		1.0		1.0	0.4	V	I _{OL} = 6 mA, 3 Pin Max	
		5.0V		1.0		1.0	0.5	V	I _{OL} = +12 mA, 3 Pin Max	
V _{OFFSET}	Comparator Input Offset Voltage	3.3V		25		25	10	mV		
		5.0V		25		25	10	mV		
I _L	Input Leakage (Input bias current of comparator)	3.3V	-1.0	1.0	-1.0	1.0		μA	V _N = 0V, V _{cc}	
		5.0V	-1.0	1.0	-1.0	1.0		μA	V _N = 0V, V _{cc}	
I _{OL}	Output Leakage	3.3V	-1.0	1.0	-1.0	1.0		μA	V _N = 0V, V _{cc}	
		5.0V	-1.0	1.0	-1.0	1.0		μA	V _N = 0V, V _{cc}	
I _{CC}	Supply Current	3.3V		6		6	3.0	mA	@ 8 MHz	[4,5]
		5.0V		11.0		11.0	6.0	mA	@ 8 MHz	[4,5]
		3.3V		8.0		8.0	4.5	mA	@ 12 MHz	[4,5]
		5.0V		15		15	9.0	mA	@ 12 MHz	[4,5]

T-52-33-53

Symbol	Parameter	V _{CC} Note [3]	T _A = 0°C to 70°C		T _A = -40°C to 105°C		Typical @ 25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
I _{CC1}	Standby Current	3.3V		3.0		3.0	1.3	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	[4, 5]
		5.0V		5		5	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	[4, 5]
		3.3V		4.5		4.5	2.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	[4, 5]
		5.0V		7.0		7.0	4.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	[4, 5]
		3.3V		1.4		1.4	0.7	mA	Clock Divide by 16 @ 8 MHz	[4, 5]
		5.0V		3.5		3.5	2.0	mA	Clock Divide by 16 @ 8 MHz	[4, 5]
		3.3V		2.0		2.0	1.0	mA	Clock Divide by 16 @ 12 MHz	[4, 5]
		5.0V		4.5		4.5	2.5	mA	Clock Divide by 16 @ 12 MHz	[4, 5]
I _{CC2}	Standby Current	3.3V		10		20	1.0	μA	STOP Mode V _{IN} = 0V, V _{CC} WDT is not Running	[6]
		5.0V		10		20	3.0	μA	STOP Mode V _{IN} = 0V, V _{CC} WDT is not Running	[6]
		3.3V					TBD	μA	STOP Mode V _{IN} = 0V, V _{CC} WDT is Running	[6]
		5.0V		TBD		TBD	200	μA	STOP Mode V _{IN} = 0V, V _{CC} WDT is Running	[6]
I _{NL}	Auto Latch Low Current	3.3V		7.0		14.0	4.0	μA	0V < V _{IN} < V _{CC}	
		5.0V		20.0		30.0	10	μA	0V < V _{IN} < V _{CC}	
I _{NH}	Auto Latch High Current	3.3V		-4.0		-8.0	-2.0	μA	0V < V _{IN} < V _{CC}	
		5.0V		-9.0		-16.0	-5.0	μA	0V < V _{IN} < V _{CC}	
T _{POR}	Power On Reset	3.3V	7	24	6	25	13	ms		
		5.0V	3	13	2	14	7	ms		
V _{BO}	V _{CC} Brown Out Voltage		1.50	2.65	1.2	2.95	2.1	V	2 MHz max Ext. CLK Freq.	[3]

Notes:

- [1] I_{CC1}
- | | Typ | Max | Unit | Freq |
|-------------------------|-----|-----|------|-------|
| Clock Driven on Crystal | 3.0 | 5.0 | mA | 8 MHz |
| or Ceramic Resonator | 0.3 | 5.0 | mA | 8 MHz |

[2] V_{BO} = 0V = GND

[3] 5.0V ± 0.5V, 3.0V ± 0.3V. The V_{BO} increases as the temperature decreases.

[4] All outputs unloaded, I/O pins floating, inputs at rail.

[5] C_{L1} = C_{L2} = 100 pF

[6] Same as note [4] except inputs at V_{CC}.

AC ELECTRICAL CHARACTERISTICS

T-52-33-53




Figure 23. Additional Timing

AC ELECTRICAL CHARACTERISTICS

No	Symbol	Parameter	V _{cc} Note[3]	T _A = 0°C TO 70°C				T _A = -40°C TO 105°C				Units	Notes
				8 MHz		12 MHz		8 MHz		12 MHz			
				Min	Max	Min	Max	Min	Max	Min	Max		
1	TpC	Input Clock Period	3.3V 5.0V	125	100,000	83	100,000	125	100,000	83	100,000	ns	[1]
				125	100,000	83	100,000	125	100,000	83	100,000	ns	[1]
2	TrC,TIC	Clock Input Rise and Fall Times	3.3V 5.0V		25		15		25		15	ns	[1]
					25		15		25		15	ns	[1]
3	TwC	Input Clock Width	3.3V 5.0V	37		26		37		26		ns	[1]
				37		26		37		26		ns	[1]
4	TwTinL	Timer Input Low Width	3.3V 5.0V	100		100		100		100		ns	[1]
				70		70		70		70		ns	[1]
5	TwTinH	Timer Input High Width	3.3V 5.0V	3TpC		3TpC		3TpC		3TpC			[1]
				3TpC		3TpC		3TpC		3TpC			[1]

T-52-33-53

No	Symbol	Parameter	V _{cc} Note[3]	T _A = 0°C TO 70°C				T _A = -40°C TO 105°C				Units	Notes	
				8 MHz		12 MHz		8 MHz		12 MHz				
				Min	Max	Min	Max	Min	Max	Min	Max			
6	TpTin	Timer Input Period	3.3V 5.0V	8TpC 8TpC		8TpC 8TpC		8TpC 8TpC		8TpC 8TpC			[1] [1]	
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.3V		100		100		100		100	ns	[1]	
			5.0V		100		100		100		100	ns	[1]	
8	TwIL	Int. Request Input Low Time	3.3V	100		100		100		100		ns	[1,2]	
			5.0V	70		70		70		70		ns	[1,2]	
9	TwIH	Int. Request Input High Time	3.3V	3TpC		3TpC		3TpC		3TpC			[1,2]	
			5.0V	3TpC		3TpC		3TpC		3TpC			[1,2]	
10	Twsm	STOP Mode Recovery Width Spec	3.3V	12		12		12		12		ns		
			5.0V	12		12		12		12		ns		
11	Tost	Oscillator Startup Time	3.3V		5TpC		5TpC		5TpC		5TpC		Reg. [4]	
			5.0V		5TpC		5TpC		5TpC		5TpC	ns		
	Twdt	Watchdog Timer Refresh Time	3.3V	15		15		12		12				[5]
			5.0V	5		5		3		3		ms	D0 = 0 [6]	
			3.3V	30		30		25		25		ms	D1 = 0 [6]	
			5.0V	16		16		12		12		ms	D0 = 1 [6]	
			3.3V	60		60		50		50		ms	D1 = 0 [6]	
			5.0V	25		25		30		30		ms	D0 = 0 [6]	
			3.3V	250		250		200		200		ms	D1 = 1 [6]	
			5.0V	120		120		100		100		ms	D0 = 1 [6]	

Notes:

[1] Timing Reference uses 0.9 V_{cc} for a logic 1 and 0.1 V_{cc} for a logic 0.

[2] Interrupt request via Port 3 (P31-P33)

[3] 5.0V ± 0.5V, 3.3V ± 0.3V

[4] SMR-D5 = 0

[5] Reg. WDTMR

[6] Internal RC Oscillator only.

T-52-33-53

EXPANDED REGISTER FILE CONTROL REGISTERS

SMR (F) 0B

D7 D6 D5 D4 D3 D2 D1 D0

- SCLK/TCLK Divide by 16
 - 0 OFF *
 - 1 ON
- XTAL Divide
 - 0 XTAL/2 *
 - 1 XTAL
- Stop Mode Recovery Source
 - 000 POR Only *
 - 001 POR Only
 - 010 P31
 - 011 P32
 - 100 P33
 - 101 P27
 - 110 P2 NOR 0:3
 - 111 P2 NOR 0:7
- Stop Delay
 - 0 OFF
 - 1 ON *
- Stop Recovery Level
 - 0 Low Level *
 - 1 High Level
- Stop Flag
 - 0 POR *
 - 1 Stop Recovery

* Default setting after RESET

Figure 24. STOP Mode Recovery Register

WDTMR (F) 0F

D7 D6 D5 D4 D3 D2 D1 D0

- WDT TAP INT RC OSC XTAL CLK
 - 00 5 512 TpC
 - 01 15 1024 TpC *
 - 10 25 2048 TpC
 - 11 100 8192 TpC
- WDT During HALT
 - 0 OFF
 - 1 ON *
- WDT During STOP
 - 0 OFF
 - 1 ON *
- XTAL/INT RC Select for WDT
 - 0 On-Board RC *
 - 1 XTAL
- Reserved

* Default setting after RESET

Figure 25. Watchdog Timer Mode Register

PCON (F) 00

D7 D6 D5 D4 D3 D2 D1 D0

- Comparator Output PORT 3
 - 0 P34, P35 Standard Output *
 - 1 P34, P35 Comparator Output
- Reserved
- Low EMI Noise PORT 2
 - 0 Low EMI Noise
 - 1 Standard *
- Low EMI Noise PORT 3
 - 0 Low EMI Noise
 - 1 Standard *
- Low EMI Oscillator
 - 0 Low EMI Noise
 - 1 Standard *

* Default Setting After Reset.

Figure 26. PORT Control Register

SCON (C) 02

D7 D6 D5 D4 D3 D2 D1 D0

- SPI Enable
 - 0 Disable *
 - 1 Enable
- RxCharOverrun (S)
 - 0 Reset
 - 1 Overrun
- CLK Divide (M)
 - 00 TCLK/2
 - 01 TCLK/4
 - 10 TCLK/8
 - 11 TCLK/16
- D0 SPI Port Enable (S)
 - 0 SPI DO Port Enabled
 - 1 DO Port to I/O
- Compare Enable
 - 0 Enable
 - 1 Disable *
- RxCharAvail
 - 0 Reset
 - 1 Char. Avail.
- Clock Phase
 - 0 Trans/Fall
 - 1 Trans/Rise
- CLK Source
 - 0 TCLK
 - 1 Timer 0 Output
- Master Slave
 - 0 Slave
 - 1 Master

(S) Used with Bit D7 equal to 0
(M) Used with Bit D7 equal to 1

* Default Setting After Reset.

Figure 27. SPI Control Register

Z8 CONTROL REGISTER DIAGRAMS

T-52-33-53









Figure 28. Reserved

Figure 29. Timer Mode Register (F1_H: Read/Write)Figure 30. Counter Timer 1 Register (F2_H: Read/Write)Figure 31. Prescaler 1 Register (F3_H: Write Only)Figure 32. Counter/Timer 0 Register (F4_H: Read/Write)Figure 33. Prescaler 0 Register (F5_H: Write Only)

Z8 CONTROL REGISTER DIAGRAMS (Continued)

T-52-33-53




Figure 34. Port 2 Mode Register
(F6_H: Write Only)




Figure 35. Port 3 Mode Register
(F7_H: Write Only)




Figure 36. Port 0 and 1 Mode Register




Figure 37. Interrupt Priority Register
(F9_H: Write Only)






Figure 38. Interrupt Request Register
(FA_H: Read/Write)

T-52-33-53


R251 IMR

Figure 39. Interrupt Mask Register
(FB_H: Read/Write)


R253 RP

Figure 41. Register Pointer
(FD_H: Read/Write)


R254 GPR

Figure 42. General Purpose Register
(FE_H: Read/Write)

R252 Flags



Figure 40. Flag Register
(FC_H: Read/Write)

R255 SPL

Figure 43. Stack Pointer
(FF_H: Read/Write)

DEVICE CHARACTERISTICS

T-52-33-53

Figure 44. Typical I_{cc} vs FrequencyFigure 45. Typical V_{OL} , V_{IL} vs Temperature





Figure 46. Typical V_{OH} , V_{IH} vs Temperature

DEVICE CHARACTERISTICS (Continued)

T-52-33-53




Legend:

A = 125°C	F = -55°C
B = 25°C	G = 125°C
C = -55°C	H = 25°C
D = 125°C	I = -55°C
E = 25°C	

Note: STD Mode
(Not Low EMI Mode)

Figure 47. Typical V_{OH} vs I_{OH} Over Temperature




Legend:	
A = -55°C	— $V_{CC} = 5.5V$
B = 25°C	— $V_{CC} = 3.0V$
C = 125°C	
D = -55°C	
E = 25°C	
F = 125°C	

Note: STD Mode
(Not Low EMI Mode)

Figure 48. Typical I_{OL} vs V_{OL} Over Temperature

DEVICE CHARACTERISTICS (Continued)

T-52-33-53




Legend:

A - Vcc = 3.0V	D - Vcc = 4.5V
B - Vcc = 3.5V	E - Vcc = 5.0V
C - Vcc = 4.0V	F - Vcc = 5.5V

Note: Using Internal RC

Figure 49. Typical Power-On Reset Time vs Temperature

T-52-33-53



Legend:


A - Vcc = 3.0V	D - Vcc = 4.5V
B - Vcc = 3.5V	E - Vcc = 5.0V
C - Vcc = 4.0V	F - Vcc = 5.5V

Note: Using internal RC

Figure 50. Typical 5 ms WDT Setting vs Temperature

DEVICE CHARACTERISTICS (Continued)


T-52-33-53



Note: Using internal RC.

Figure 51. Typical 15 ms WDT Setting vs Temperature

T-52-33-53



Legend:

- A - Vcc = 3.0V
- B - Vcc = 3.5V
- C - Vcc = 4.0V
- D - Vcc = 4.5V
- E - Vcc = 5.0V
- F - Vcc = 5.5V

Note: Using internal RC.

Figure 52. Typical 25 ms WDT Setting vs Temperature

DEVICE CHARACTERISTICS (Continued)

T-52-33-53





Figure 53. Typical 100 ms WDT Setting vs Temperature

T-52-33-53



Legend:


A - $V_{cc} = 5.0V$ $C = 33 \text{ pF}$ B - $V_{cc} = 3.3V$ $C = 33 \text{ pF}$ Note: STD Mode
(Not Low EMI Mode)

Note: This chart for reference only. Each process will have a different characteristic curve.

Figure 54. Typical Frequency vs RC Resistance

DEVICE CHARACTERISTICS (Continued)

T-52-33-53



Note: Not in Low EMI Mode

Legend:	
A -	V _{CC} = 5.0V R = 22 K Ohms
B -	V _{CC} = 5.0V R = 56 K Ohms
C -	V _{CC} = 5.0V R = 100 K Ohms
D -	V _{CC} = 5.0V R = 1 M Ohms
E -	V _{CC} = 5.0V R = 4 M Ohms

Figure 55. Typical RC Resistance/Capacitance vs Frequency

T-52-33-53




Figure 56. Auto Latch Characteristics

INSTRUCTION SET NOTATION

T-52-33-53

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-register pair address
lrr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register address
lr	Indirect working-register address only
RR	Register pair or working register pair address

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flages are indicated by:

0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
x	Undefined

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

CONDITION CODES

T-52-33-53

Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	C	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000		Never True	

INSTRUCTION FORMATS

T-52-33-53

OPC

CCF, DI, EI, IRET, NOP,
RCF, RET, SCF

dst	OPC
-----	-----

One-Byte Instructions

OPC	MODE
dst/src	

OR

1 1 1 0	dst/src
---------	---------

CLR, CPL, DA, DEC,
DECW, INC, INCW,
POP, PUSH, RL, RLC,
RR, RRC, SRA, SWAP

OPC
dst

OR

1 1 1 0	dst
---------	-----

JP, CALL (Indirect)

OPC
VALUE

SRP

OPC	MODE
dst	src

ADC, ADD, AND, CP,
OR, SBC, SUB, TCM,
TM, XOR

MODE	OPC
dst/src	src/dst

LD, LDE, LDEI,
LDC, LDCI

dst/src	OPC
src/dst	

OR

1 1 1 0	src
---------	-----

LD

dst	OPC
VALUE	

LD

dst/CC	OPC
RA	

DJNZ, JR

FFH
6FH 7FH

STOP/HALT

OPC	MODE
src	
dst	

OR

1 1 1 0	src
---------	-----

ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR

OR

1 1 1 0	dst
---------	-----

OPC	MODE
dst	
VALUE	

OR

1 1 1 0	dst
---------	-----

ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR

MODE	OPC
src	
dst	

OR

1 1 1 0	src
---------	-----

LD

OR

1 1 1 0	dst
---------	-----

MODE	OPC
dst/src	x
ADDRESS	

LD

cc	OPC
DAU	
DAL	

JP

OPC
DAU
DAL

CALL

Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example:

$$\text{dst} \leftarrow \text{dst} + \text{src}$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

$$\text{dst} (7)$$

refers to bit 7 of the destination operand.






T-52-33-53


Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)	Flags Affected						
			C	Z	S	V	D	H	
ADC dst, src dst ← dst + src + C	†	1[]	*	*	*	*	0	*	
ADD dst, src dst ← dst + src	†	0[]	*	*	*	*	0	*	
AND dst, src dst ← dst AND src	†	5[]	-	*	*	0	-	-	
CALL dst SP ← SP - 2 @SP ← PC, PC ← dst	DA IRR	D6 D4	-	-	-	-	-	-	
CCF C ← NOT C		EF	*	-	-	-	-	-	
CLR dst dst ← 0	R IR	B0 B1	-	-	-	-	-	-	
COM dst dst ← NOT dst	R IR	60 61	-	*	*	0	-	-	
CP dst, src dst - src	†	A[]	*	*	*	*	-	-	
DA dst dst ← DA dst	R IR	40 41	*	*	*	X	-	-	
DEC dst dst ← dst - 1	R IR	00 01	-	*	*	*	-	-	
DECW dst dst ← dst - 1	RR IR	80 81	-	*	*	*	-	-	
DI IMR(7) ← 0		8F	-	-	-	-	-	-	
DJNZr, dst r ← r - 1 if r ≠ 0 PC ← PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	-	-	-	-	
EI IMR(7) ← 1		9F	-	-	-	-	-	-	
HALT		7F	-	-	-	-	-	-	

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)	Flags Affected						
			C	Z	S	V	D	H	
INC dst dst ← dst + 1	r R IR	rE r = 0 - F 20 21	-	*	*	*	-	-	
INCW dst dst ← dst + 1	RR IR	A0 A1	-	*	*	*	-	-	
IRET FLAGS ← @SP; SP ← SP + 1 PC ← @SP; SP ← SP + 2; IMR(7) ← 1		BF	*	*	*	*	*	*	
JP cc, dst if cc is true, PC ← dst	DA IRR	cD c = 0 - F 30	-	-	-	-	-	-	
JR cc, dst if cc is true, PC ← PC + dst Range: +127, -128	RA	cB c = 0 - F	-	-	-	-	-	-	
LD dst, src dst ← src	r lm r R R r r X X r r lr lr r R R R IR R IM IR IM IR R	rC r8 r9 r = 0 - F C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	-	-	-	-	
LDC dst, src dst ← src	r lrr	C2	-	-	-	-	-	-	
LDCI dst, src dst ← src r ← r + 1; rr ← rr + 1	lr lrr	C3	-	-	-	-	-	-	
NOP		FF	-	-	-	-	-	-	

INSTRUCTION SUMMARY (Continued)

T-52-33-53

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)	Flags Affected C Z S V D H
OR dst, src dst ← dst OR src	†	4[]	- * * 0 - -
POP dst dst ← @SP; SP ← SP + 1	R IR	50 51	- - - - -
PUSH src SP ← SP - 1; @SP ← src	R IR	70 71	- - - - -
RCF C ← 0		CF	0 - - - -
RET PC ← @SP; SP ← SP + 2		AF	- - - - -
RL dst 	R IR	90 91	* * * * - -
RLC dst 	R IR	10 11	* * * * - -
RR dst 	R IR	E0 E1	* * * * - -
RRC dst 	R IR	C0 C1	* * * * - -
SBC dst, src dst ← dst ← src ← C	†	3[]	* * * * 1 *
SCF C ← 1		DF	1 - - - -
SRA dst 	R IR	D0 D1	* * * 0 - -
SRP dst RP ← src	Im	31	- - - - -
STOP		6F	1 - - - -

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)	Flags Affected C Z S V D H
SUB dst, src dst ← dst ← src	†	2[]	* * * * 1 *
SWAP dst 	R IR	F0 F1	X * * X - -
TCM dst, src (NOT dst) AND src	†	6[]	- * * 0 - -
TM dst, src dst AND src	†	7[]	- * * 0 - -
XOR dst, src dst ← dst XOR src	†	B[]	- * * 0 - -

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Address Mode dst src	Lower Opcode Nibble
r r	[2]
r Ir	[3]
R R	[4]
R IR	[5]
R IM	[6]
IR IM	[7]

OPCODE MAP

T-52-33-53

		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0	6.5 DEC R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, Ir2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1, R2	6.5 LD r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD r1, IM	12.10.0 JP cc, DA	6.5 INC r1	
	1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, Ir2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM								
	2	6.5 INC R1	6.5 INC IR1	6.5 SUB r1, r2	6.5 SUB r1, Ir2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM								
	3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, Ir2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM								
	4	8.5 DA R1	8.5 DA IR1	6.5 OR r1, r2	6.5 OR r1, Ir2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR IR1, IM								
	5	10.5 POP R1	10.5 POP IR1	6.5 AND r1, r2	6.5 AND r1, Ir2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	10.5 AND IR1, IM								6.0 WDT
	6	6.5 COM R1	6.5 COM IR1	6.5 TCM r1, r2	6.5 TCM r1, Ir2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM								6.0 STOP
	7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 TM r1, r2	6.5 TM r1, Ir2	10.5 TM R2, R1	10.5 TM IR2, R1	10.5 TM R1, IM	10.5 TM IR1, IM								7.0 HALT
	8	10.5 DECW RR1	10.5 DECW IR1														6.1 DI
	9	6.5 RL R1	6.5 RL IR1														6.1 EI
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 CP r1, r2	6.5 CP r1, Ir2	10.5 CP R2, R1	10.5 CP IR2, R1	10.5 CP R1, IM	10.5 CP IR1, IM								14.0 RET
	B	6.5 CLR R1	6.5 CLR IR1	6.5 XOR r1, r2	6.5 XOR r1, Ir2	10.5 XOR R2, R1	10.5 XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM								16.0 IRET
	C	6.5 RRC R1	6.5 RRC IR1	12.0 LDC r1, Ir2	18.0 LDCI Ir1, Ir2					10.5 LD r1,x,R2							6.5 RCF
	D	6.5 SRA R1	6.5 SRA IR1			20.0 CALL* IRR1		20.0 CALL DA	10.5 LD r2,x,R1								6.5 SCF
	E	6.5 RR R1	6.5 RR IR1		6.5 LD r1, IR2	10.5 LD R2, R1	10.5 LD IR2, R1	10.5 LD R1, IM	10.5 LD IR1, IM								6.5 CCF
	F	8.5 SWAP R1	8.5 SWAP IR1		6.5 LD Ir1, r2		10.5 LD R2, IR1										6.0 NOP



Legend:

R = 8-bit address
 r = 4-bit address
 R₁ or r₂ = Dst address
 R₁ or r₂ = Src address

Sequence:

Opcode, First Operand,
 Second Operand

Note: The blank are not defined.

* 2-byte instruction appears
 as a 3-byte instruction