

**128KB SECONDARY CACHE
MODULE FOR THE INTEL® i486™**

IDT7MB6098A

INTEGRATED DEVICE

FEATURES

- Pin compatible with the Intel 485TurboCache™ 82485MB
- 128KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485TurboCache socket
- Uses IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write IDT71B74 cache-tag RAM and cache control ASIC
- Operates with external i486 speeds of up to 33MHz
- Concurrent snooping is supported
- 485TurboCache write-protect strap feature is not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible
- For SIMM package version refer to the IDT7MP6104
- For 256KB version refer to the IDT7MP6105


DESCRIPTION

The IDT7MB6098A is a pin-compatible replacement for the Intel 485TurboCache 82485MB. The module is a 128KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485TurboCache socket. The IDT7MB6098A uses four IDT71589 32K x 9 CacheRAMs, two IDT71B74 8K x 8 cache-tag RAMs and two IDT74FCT162373 Double-Density™ 16-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with an ASIC based cache controller. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9" long by 2.0" wide and 0.280" tall. SIMM package versions are available, please refer to the IDT7MP6104 datasheet. For 256KB upgrade to the IDT7MP6104, refer to the IDT7MP6105.

Multiple GND pins and on-board decoupling capacitors provide maximum noise protection. All inputs and outputs of the IDT7MB6098A are TTL-compatible and operate from a single 5V power supply.

FUNCTIONAL BLOCK DIAGRAM



2897 drw 01

The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

©1993 Integrated Device Technology, Inc

7.16

DSC-71022

1

PIN CONFIGURATION⁽¹⁾

INTEGRATED DEVICE

| | | | | | | | | |
|-------------------|---------|-----|-------------------|-------------------------|---------|---------|--------------------|-----|
| GND | A1 ● ● | A2 | RESET | \overline{CS} | A4 ● ● | A5 | GND | |
| CLK | B1 ● ● | B2 | M/IO | \overline{CRDY} | B4 ● ● | B5 | \overline{CKEN} | |
| RESV | C1 ● ● | C2 | FLUSH | \overline{CBRDY} | C4 ● ● | C5 | \overline{BRDYO} | |
| BLAST | D1 ● ● | D2 | EADS | Vcc | D4 ● ● | D5 | SKEN | |
| BOFF | E1 ● ● | E2 | Vcc | WP | E4 ● ● | E5 | START | |
| ADS | F1 ● ● | F2 | W/R | D0 | F4 ● ● | F5 | GND | |
| GND | G1 ● ● | G2 | NC ⁽²⁾ | D2 | G4 ● ● | G5 | D1 | |
| $\overline{BE_0}$ | H1 ● ● | H2 | $\overline{BE_0}$ | GND | H4 ● ● | H5 | D3 | |
| $\overline{BE_2}$ | I1 ● ● | I2 | $\overline{BE_2}$ | D5 | I4 ● ● | I5 | D4 | |
| A2 | J1 ● ● | J2 | GND | D7 | J4 ● ● | J5 | D6 | |
| VCC | K1 ● ● | K2 | A3 | D8 | K4 ● ● | K5 | GND | |
| A4 | L1 ● ● | L2 | A5 | D10 | L4 ● ● | L5 | D9 | |
| A6 | M1 ● ● | M2 | A7 | VCC | M4 ● ● | M5 | D11 | |
| A9 | N1 ● ● | N2 | A8 | D13 | N4 ● ● | N5 | D12 | |
| A10 | O1 ● ● | O2 | VCC | D15 | O4 ● ● | O5 | D14 | |
| GND | P1 ● ● | P2 | A11 | DP0 | P4 ● ● | P5 | GND | |
| A31 | Q1 ● ● | Q2 | A12 | D16 | Q4 ● ● | Q5 | DP1 | |
| A14 | R1 ● ● | R2 | A13 | GND | R4 ● ● | R5 | D17 | |
| A15 | S1 ● ● | S2 | GND | D19 | S4 ● ● | S5 | D18 | |
| A17 | T1 ● ● | T2 | A16 | D21 | T4 ● ● | T5 | D20 | |
| A19 | U1 ● ● | U2 | A18 | D22 | U4 ● ● | U5 | VCC | |
| VCC | V1 ● ● | V2 | A20 | D24 | V4 ● ● | V5 | D23 | |
| A22 | W1 ● ● | W2 | A21 | GND | W4 ● ● | W5 | D25 | |
| A23 | X1 ● ● | X2 | VCC | D27 | X4 ● ● | X5 | D26 | |
| A25 | Y1 ● ● | Y2 | A24 | D29 | Y4 ● ● | Y5 | D28 | |
| A27 | Z1 ● ● | Z2 | A26 | D30 | Z4 ● ● | Z5 | D31 | |
| A29 | AA1 ● ● | AA2 | A28 | DP2 | AA4 ● ● | AA5 | DP3 | |
| GND | BB1 ● ● | BB2 | A30 | \overline{PRSN} BB3 ● | VCC | BB4 ● ● | BB5 | GND |

**QIP
TOP VIEW**

2897 drw 02

NOTE:

1 Pin G2 is \overline{WPSTRP} on the Intel 485TurboCache. This signal is not used by the IDT7MB6098A and is N.C. (No Connect)

ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
|--------|--------------------------------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | °C |
| TBIAS | Temperature Under Bias | -10 to +85 | °C |
| TSTG | Storage Temperature | -55 to +125 | °C |
| IOUT | DC Output Current | 50 | mA |

2897 tbl 01

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
|------------|---------------------|-----|-----------|
| Commercial | 0°C to +70°C | 0V | 5.0V ± 5% |

2897 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|--------------------|---------------------|------|------|------|
| Vcc | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| GND | Supply Voltage | 0.0 | 0.0 | 0.0 | V |
| V _{IH} | Input HIGH Voltage | 2.2 | — | 6.0 | V |
| V _{IL} | Input LOW Voltage | -0.5 ⁽¹⁾ | — | 0.8 | V |

NOTE:

1. V_{IL} = -3.0V for pulse width less than 5ns

2897 tbl 02

CAPACITANCE⁽¹⁾

(TA = +25°C, f = 1.0 MHz)

| Symbol | Parameter ⁽¹⁾ | Condition | Max. | Unit |
|------------------|--------------------------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance (Address, Control) | V _{IN} = 0V | 15 | pF |
| C _{IN} | Input Capacitance (Clock) | V _{IN} = 0V | 45 | pF |
| C _{OUT} | Output Capacitance (Control) | V _{IN} = 0V | 15 | pF |
| C _{I/O} | Data I/O Capacitance | V _{OUT} = 0V | 10 | pF |

NOTE:

1. These parameters are guaranteed by design but not tested

2897 tbl 04



PIN DESCRIPTION

INTEGRATED DEVICE

| Symbol | Parameter | Type | Active | Description |
|---------|------------------------|--------|--------|---|
| CLK | Clock | Input | N/A | This input is the timing reference for all of the IDT7MB6098A's functions. It is the same as the i486 CLK input. |
| RESET | Reset Cache | Input | HIGH | A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic. |
| ADS | Address Strobe | Input | LOW | ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6098A to start any read or write cycle. CS must be asserted for ADS to be recognized. |
| M/IO | Memory/IO | Input | N/A | This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6098A. |
| W/R | Write/Read | Input | N/A | Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level. |
| START | Memory Start | Output | LOW | During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access. |
| BRDYO | Burst Ready Out | Output | LOW | This is the IDT7MB6098A's means of signaling to the i486 that cache data is ready to be sampled. |
| CBRDY | Cache Burst Ready In | Input | LOW | This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a burst access. |
| CRDY | Cache Ready In | Input | LOW | This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a non-burst access. |
| BLAST | Burst Last | Input | LOW | This i486 output indicates to the IDT7MB6098A cache control logic that the current cycle is the last cycle of a burst access. |
| BOFF | Backoff | Input | LOW | This signal is used to stall the IDT7MB6098A. The IDT7MB6098A will also put its data bus into a high-impedance state. The IDT7MB6098A will only recognize invalidation cycles when BOFF is asserted. |
| PRSN | Presence | Output | LOW | This pin is hardwired to ground. It tells the system logic that the IDT7MB6098A is plugged into the system. |
| A2-A31 | Processor Addresses | Input | N/A | These are the address inputs to the IDT7MB6098A. |
| BE0-BE3 | Byte Enable | Input | LOW | The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins. |
| CS | Chip Select | Input | LOW | Chip select can be used for depth expansion. CS must be asserted for EADS or ADS to be recognized by the IDT7MB6098A. |
| D0-D31 | Processor Data Lines | I/O | N/A | These are the data inputs from either the i486 or the system memory. D0-D7 define the least significant byte while D24-D31 define the most significant byte. |
| DP0-DP3 | Data Parity | I/O | N/A | These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines. |
| CKEN | Cache Enable To CPU | Output | LOW | This signal is the cache enable signal generated by the IDT7MB6098A. The IDT7MB6098A will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6098A will not assert CKEN during read miss cycles. |
| SKEN | System Cache Enable | Input | LOW | This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6098A will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill. |
| FLUSH | Flush Cache | Input | LOW | This signal causes the IDT7MB6098A to invalidate its entire cache contents. |
| WP | Write Protect | Input | HIGH | The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable. |
| WPSTRP | Write Protect Strap | N/A | N/A | This signal is not used by the IDT7MB6098A. |
| EADS | Valid External Address | Input | LOW | This signal indicates that an invalidation address is present on the IDT7MB6098A address bus. CS must be asserted for EADS to be recognized by the IDT7MB6098A. |

2897 tbl 05

FUNCTIONAL DESCRIPTION

Basic Operation

The IDT7MB6098A is a complete secondary cache sub-system designed to replace the Intel TurboCache485. The IDT7MB6098A is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MB6098A supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6098A also features single pin reset and cache flush capabilities.

The IDT7MB6098A latches the address on the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

Reset

The IDT7MB6098A is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

Flush

The entire cache contents of the IDT7MB6098A is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the cache control logic.

Read

The IDT7MB6098A recognizes the initiation of a read cycle when both ADS and CS are sampled LOW with M/IO HIGH and W/R LOW. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MB6098A will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MB6098A will burst back a line of data to the CPU.

The IDT7MB6098A will not accept data returned in zero wait states. The earliest the IDT7MB6098A can accept data is the cycle after START is asserted.

The IDT7MB6098A will consider the data returned from the memory system as cacheable if SKEN is sampled LOW at least one cycle before CBRDY or CRDY is first asserted. The IDT7MB6098A will load the data word returned from the memory system into the cache each time CBRDY or CRDY is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MB6098A will only validate the line of data returned from the memory system if SKEN is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that CBRDY or CRDY is sampled LOW. The line fill is aborted if BLAST is sampled LOW concurrent with CBRDY or CRDY being sampled LOW prior to the last data word transfer.

The IDT7MB6098A will consider the data returned as non-cacheable if CBRDY or CRDY is sampled LOW before, or concurrently, with SKEN prior to the first word transfer. Therefore, to avoid a potential performance penalty, SKEN should not be asserted prior to CBRDY or CRDY if the data is considered non-cacheable, since the IDT7MB6098A will invalidate a line of data if SKEN is sampled LOW before CBRDY or CRDY is sampled LOW during a read miss.

The IDT7MB6098A requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled LOW at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6098A detects that the input address is contained in the cache, the IDT7MB6098A will supply data to the CPU. The IDT7MB6098A starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6098A then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MB6098A also forces START HIGH and BRDY LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

Write

The IDT7MB6098A recognizes the initiation of a write cycle when both ADS and CS are sampled LOW with M/IO HIGH and W/R HIGH. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MB6098A requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MB6098A ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MB6098A will assert START until CRDY or CBRDY is returned from the system.

Invalidation

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously, ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6098A begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6098A requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6098A ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6098A ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled LOW

during a line fill, the cycle(s) after sampling $\overline{\text{SKEN}} \text{ LOW}$ concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

Backoff

A cache backoff is initiated by the assertion of $\overline{\text{BOFF}}$. $\overline{\text{BOFF}}$ interrupts any other cache cycle that the IDT7MB6098A is

servicing. The cycle after $\overline{\text{BOFF}}$ is sampled LOW, the IDT7MB6098A will float its data bus, and the output control signals are driven to their idle levels, i.e. $\overline{\text{CKEN}} \text{ LOW}$, $\overline{\text{START}} \text{ HIGH}$ and $\overline{\text{BRDY}} \text{ HIGH}$. When $\overline{\text{BOFF}}$ is asserted, the IDT7MB6098A ignores all cache cycles except for invalidations; however, the IDT7MB6098A will still recognize the assertion of $\overline{\text{RESET}}$ or $\overline{\text{FLUSH}}$ when $\overline{\text{BOFF}}$ is asserted.

INTEGRATED DEVICE

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C)

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
|------------------|--|--|------|------|---------------|
| I _L | Input Leakage Current (Address, Data, Control) | $V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$ | — | 10 | μA |
| I _L | Input Leakage Current (Clock) | $V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$ | — | 50 | μA |
| I _{LO} | Output Leakage Current | $V_{OUT} = 0V \text{ to } V_{CC}$, $V_{CC} = \text{Max}$. | — | 10 | μA |
| V _{OLD} | Output LOW Voltage (Data) | $I_{OL} = 8\text{mA}$, $V_{CC} = \text{Min}$. | — | 0.4 | V |
| V _{OLC} | Output LOW Voltage (Control) | $I_{OL} = 12\text{mA}$, $V_{CC} = \text{Min}$. | — | 0.5 | V |
| V _{OHD} | Output HIGH Voltage (Data) | $I_{OH} = -4\text{mA}$, $V_{CC} = \text{Min}$. | 2.4 | — | V |
| V _{OHC} | Output HIGH Voltage (Control) | $I_{OH} = -2\text{mA}$, $V_{CC} = \text{Min}$. | 2.4 | — | V |
| I _{CC} | Operating Power Supply Current | $V_{CC} = \text{Max}$, $\overline{\text{CS}} \leq V_{IL}$, $f = f_{\text{MAX}}$, Outputs Open | — | 1350 | mA |

2897 tbl 06

AC TEST CONDITIONS

| | |
|-------------------------------|---------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |

2897 tbl 07




Figure 1. Output Load

2897 drw 03




Figure 2. Output Load (for t_{OHZ}, t_{CHZ}, t_{OLZ} and t_{CLZ})

2897 drw 04

AC ELECTRICAL CHARACTERISTICS

INTEGRATED DEVICE

(V_{CC} = 5.0V ± 5%, T_A = 0° to +70°C)


| Symbol | Parameter | 7MB6098SA33K | | Unit |
|--------|--|--------------|------|------|
| | | Min. | Max. | |
| t1 | Clock Period | 30 | — | ns |
| t2 | Clock HIGH Time | 11 | — | ns |
| t3 | Clock LOW Time | 11 | — | ns |
| t4 | A ₂ -A ₃₁ , $\overline{BE_0}$ - $\overline{BE_3}$ Set-up Time | 13 | — | ns |
| t5 | A ₂ -A ₃₁ , $\overline{BE_0}$ - $\overline{BE_3}$ Hold Time | 10 | — | ns |
| t6 | A ₄ -A ₃₁ Line Fill Set-up Time | 5 | — | ns |
| t7 | \overline{ADS} , $\overline{M/\overline{O}}$, $\overline{W/\overline{R}}$ Set-up Time | 13 | — | ns |
| t8 | \overline{ADS} , $\overline{M/\overline{O}}$, $\overline{W/\overline{R}}$ Hold Time | 3 | — | ns |
| t9 | \overline{BLAST} , \overline{CS} Set-up Time | 9 | — | ns |
| t10 | \overline{BLAST} , \overline{CS} Hold Time | 3 | — | ns |
| t11 | \overline{CRDY} , \overline{CBRDY} Set-up Time | 11 | — | ns |
| t12 | \overline{CRDY} , \overline{CBRDY} Hold Time | 3 | — | ns |
| t13 | \overline{SKEN} Set-up Time | 9 | — | ns |
| t14 | \overline{SKEN} Hold Time | 3 | — | ns |
| t15 | D ₀ -D ₃₁ , DP ₀ -DP ₃ Set-up Time | 5 | — | ns |
| t16 | D ₀ -D ₃₁ , DP ₀ -DP ₃ Hold Time | 3 | — | ns |
| t17 | \overline{EADS} Set-up Time | 9 | — | ns |
| t18 | \overline{EADS} Hold Time | 3 | — | ns |
| t19 | A ₄ -A ₃₁ Set-up Time (Snoop) | 6 | — | ns |
| t20 | A ₄ -A ₃₁ Hold Time (Snoop) | 10 | — | ns |
| t21 | RESET, \overline{FLUSH} Set-up Time | 9 | — | ns |
| t22 | RESET, \overline{FLUSH} Hold Time | 3 | — | ns |
| t23 | RESET, \overline{FLUSH} Pulse Width | 80 | — | ns |
| t24 | $\overline{BRDY_0}$ Valid | — | 16 | ns |
| t25 | \overline{CKEN} Valid | — | 15 | ns |
| t26 | \overline{START} Valid | — | 16 | ns |
| t27 | D ₀ -D ₃₁ , DP ₀ -DP ₃ Valid (Read Hit) | — | 24 | ns |
| t28 | WP Set-up Time | 9 | — | ns |
| t29 | WP Hold Time | 3 | — | ns |
| t30 | \overline{BOFF} Set-up Time | 9 | — | ns |
| t31 | \overline{BOFF} Hold Time | 3 | — | ns |

2897 tbl 08

7

TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)⁽¹⁾

INTEGRATED DEVICE




NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2897 drw 05

TIMING WAVEFORM OF A RESET OPERATION



2897 drw 06

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾
(NON-WRITE PROTECTED)



NOTE:
1 RESET is held LOW, FLUSH is held HIGH, $\overline{\text{BOFF}}$ is held HIGH


2897 drw 07

INTEGRATED DEVICE

7

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾

(WRITE PROTECTED)



NOTE:


1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2897 drw 08

INTEGRATED DEVICE

TIMING WAVEFORM OF A CACHE INVALIDATION⁽¹⁾


INTEGRATED DEVICE



NOTE:
1 If EADS and ADS are asserted simultaneously, ADS is ignored

2897 drw 09

TIMING WAVEFORM OF A BACKOFF OPERATION




2897 drw 10

7

TIMING WAVEFORM OF A WRITE CYCLE^(1, 2)

INTEGRATED DEVICE





NOTES:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH
2. For a write hit, data in the IDT7MB6098A is updated.

2897 drw 11


PACKAGE DIMENSIONS

INTEGRATED DEVICE



2897 drw 12

ORDERING INFORMATION



2897 drw 13