intel®

28F400BX-TL/BL, 28F004BX-TL/BL
4-MBIT (256K x 16, 512K x 8) LOW POWER BOOT BLOCK
FLASH MEMORY FAMILY

- **Low Voltage Operation for Very Low Power Portable Applications**
  - V_{CC} = 3.3V ±0.3V

- **x8/x16 Input/Output Architecture**
  - 28F400BX-TL, 28F400BX-BL
  - For High Performance and High Integration 16-bit and 32-bit CPUs

- **x8-only Input/Output Architecture**
  - 28F004BX-TL, 28F004BX-BL
  - For Space Constrained 8-bit Applications

- **Optimized High Density Blocked Architecture**
  - One 16-KB Protected Boot Block
  - Two 8-KB Parameter Blocks
  - One 96-KB Main Block
  - Three 128-KB Main Blocks
  - Top or Bottom Boot Locations

- **Extended Cycling Capability**
  - 10,000 Block Erase Cycles

- **Automated Word/Byte Write and Block Erase**
  - Command User Interface
  - Status Registers
  - Erase Suspend Capability

- **SRAM-Compatible Write Interface**

- **Automatic Power Savings Feature**
  - 0.8 mA typical I_{CC} Active Current in Static Operation

- **Very High-Performance Read**
  - 150 ns Maximum Access Time
  - 65 ns Maximum Output Enable Time

- **Low Power Consumption**
  - 15 mA Typical Active Read Current

- **Reset/Deep Power-Down Input:**
  - 0.2 μA I_{CC} Typical
  - Acts as Reset for Boot Operations

- **Write Protection for Boot Block**

- **Hardware Data Protection Feature**
  - Erase/Write Lockout During Power Transitions

- **Industry Standard Surface Mount Packaging**
  - 28F400BX: JEDEC ROM Compatible 44-Lead PSOP 56-Lead TSOP
  - 28F004BX: 40-Lead TSOP

- **12V Word/Byte Write and Block Erase**
  - V_{PP} = 12V ±5% Standard

- **ETOX III Flash Technology**
  - 3.3V Read

4

Intel's 4-Mbit Low Power Flash Memory Family is an extension of the Boot Block Architecture which includes block-selective erasure, automated write and erase operations and standard microprocessor interface. The 4-Mbit Low Power Flash Memory Family enhances the Boot Block Architecture by adding more density and blocks, x8/x16 input/output control, very low power, very high speed, an industry standard ROM compatible pinout and surface mount packaging. The 4-Mbit low power flash family opens a new capability for 3V battery-operated portable systems and is an easy upgrade to Intel's 2-Mbit Low Power Boot Block Flash Memory Family.

The Intel 28F400BX-TL/BL are 16-bit wide low power flash memory offerings. These high density flash memories provide user selectable bus operation for either 8-bit or 16-bit applications. The 28F400BX-TL and 28F400BX-BL are 4,194,304-bit non-volatile memories organized as either 524,288 bytes or 262,144 words of information. They are offered in 44-Lead plastic SOP and 56-Lead TSOP packages. The x8/x16 pinout conforms to the industry standard ROM/EPROM pinout. The Intel 28F004BX-TL/BL are 8-bit wide low power flash memories with 4,194,304 bits organized as 524,288 bytes of information. They are offered in a 40-Lead TSOP package, which is ideal for space-constrained portable systems.

These devices use an integrated Command User Interface (CUI) and Write State Machine (WSM) for simplified word/byte write and block erasure. The 28F400BX-TL/28F004BX-TL provide block locations compatible with Intel's Low Voltage MCS-186 family, i386™, i486™ microprocessors. The 28F400BX-BL/28F004BX-BL provide compatibility with Intel's 80960KX and 80960SX families as well as other low voltage embedded microprocessors.

The boot block includes a data protection feature to protect the boot code in critical applications. With a maximum access time of 150 ns, these 4-Mbit low power flash devices are very high performance memories at 3.3V which interface to a wide range of low voltage microprocessors and microcontrollers. A deep power-down mode lowers the total V_{CC} power consumption to 0.66 μW which is critical in handheld battery powered systems such as Handy Cellular Phones. For very high speed applications using a 5V supply, refer to the Intel 28F400BX-T/B, 28F004BX-T/B 4-Mbit Boot Block Flash Memory family datasheet.

Manufactured on Intel's 0.8 micron ETOX III process, the 4-Mbit flash memory family provides world class quality, reliability and cost-effectiveness at the 4 Mbit density level.

1.0 PRODUCT FAMILY OVERVIEW

Throughout this datasheet 28F400BX-L refers to both the 28F400BX-TL and 28F400BX-BL devices and 28F004BX-L refers to both the 28F004BX-TL and 28F004BX-BL devices. The 4-Mbit flash family refers to both the 28F400BX-L and 28F004BX-L products. This datasheet comprises the specifications for four separate products in the 4-Mbit flash family, Section 1 provides an overview of the 4-Mbit flash family including applications, pinouts and pin descriptions. Sections 2 and 3 describe in detail the specific memory organizations for the 28F400BX-L and 28F004BX-L products respectively, Section 4 combines a description of the family's principles of operations. Finally section 5 describes the family's operating specifications.

Product Family

x8/x16 Products	x8-Only Products
28F400BX-TL	28F004BX-TL
28F400BX-BL	28F004BX-BL

1.1 Main Features

The 28F400BX-L/28F004BX-L boot block flash memory family is a very high performance 4-Mbit (4,194,304 bit) memory family organized as either 256 KWords (262,144 words) of 16 bits each or 512 Kbytes (524,288 bytes) of 8 bits each.

Seven Separately Erasable Blocks including a **Hardware-Lockable boot block** (16,384 Bytes), **two parameter blocks** (8,192 Bytes each) and **four main blocks** (1 block of 98,304 Bytes and 3 blocks of 131,072 Bytes) are included in the 4-Mbit family. An erase operation erases one of the main blocks in typically 3.4 seconds and the boot or parameter blocks in typically 2.0 seconds, independent of the remaining blocks. Each block can be independently erased and programmed 10,000 times.

The Boot Block is located at either the top (28F400BX-TL, 28F004BX-TL) or the bottom (28F400BX-BL, 28F004BX-BL) of the address map in order to accommodate different microprocessor protocols for boot code location. The **hardware lockable boot block** provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the RP# pin is between 11.4V and 12.6V the boot block is unlocked and program and erase operations can be performed. When the **RP#** pin is at or below 4.1V the boot block is locked and program and erase operations to the boot block are ignored.

The 28F400BX-L products are available in the ROM/EPROM compatible pinout and housed in the 44-Lead PSOP (Plastic Small Outline) package and the 56-Lead TSOP (Thin Small Outline, 1.2mm thick) package as shown in Figures 3 and 4, The 28F004BX-L products are available in the 40-Lead TSOP (1.2mm thick) package as shown in Figure 5.

The **Command User Interface (CUI)** serves as the interface between the microprocessor or microcontroller and the internal operation of the 28F400BX-L and 28F004BX-L flash memory products.

Program and Erase Automation allow program and erase operations to be executed using a two-write command sequence to the CUI. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in word or byte increments for the 28F400BX-L family and in byte increments for the 28F004BX-L family typically within 11 μs.

The **Status Register (SR)** indicates the status of the WSM and whether the WSM successfully completed the desired program or erase operation.

Maximum Access Time of **150 ns (TACC)** is achieved over the commercial temperature range (0°C to +70°C), V_{CC} supply voltage range (3.0V to 3.6V, 4.5V to 5.5V) and 50 pF output load.

I_{pp} Program current is 40 mA for x16 operation and 30 mA for x8 operation. I_{pp} Erase current is 30 mA maximum. V_{pp} erase and programming voltage is 11.4V to 12.6V (V_{pp} = 12V ±5%) under all operating conditions.

Typical I_{CC} Active Current of 15 mA is achieved for the x16 products and the x8 products.

The 4-Mbit flash family is also designed with an Automatic Power Savings (APS) feature to minimize system battery current drain and allow for very low power designs. Once the device is accessed to read the array data, APS mode will immediately put the memory in static mode of operation where I_{CC} active current is typically 0.8 mA until the next read is initiated.

When the **CE#** and **RP#** pins are at V_{CC} and the **BYTE#** pin (28F400BX-L-only) is at either V_{CC} or GND the **CMOS Standby** mode is enabled where I_{CC} is typically **45 μA.**

4

intel

A **Deep Power-Down Mode** is enabled when the PWD pin is at ground minimizing power consumption and providing write protection during power-up conditions. I_{CC} **current** during deep power-down mode is **0.20 μA typical.** An initial maximum access time or Reset Time of 700 ns is required from RP# switching until outputs are valid. Equivalently, the device has a maximum wake-up time of 580 ns until writes to the Command User Interface are recognized. When RP# is at ground the WSM is reset, the Status Register is cleared and the entire device is protected from being written to. This feature prevents data corruption and protects the code stored in the device during system reset. The system Reset pin can be tied to RP# to reset the memory to normal read mode upon activation of the Reset pin. When the CPU enters reset mode, it expects to read the contents of a memory location. Furthermore, with on-chip program/erase automation in the 4-Mbit family and the RP# functionality for data protection, when the CPU is reset and even if a program or erase command is issued, the device will not recognize any operation until RP# returns to its normal state.

For the 2SF400BX-L, Byte-wide or Word-wide Input/Output Control is possible by controlling the BYTE# pin. When the BYTE# pin is at a logic low the device is in the byte-wide mode (x8) and data is read and written through DQ[0:7]. During the byte-wide mode, DQ[8:14] are tri-stated and DQ15/A−1 becomes the lowest order address pin. When the BYTE# pin is at a logic high the device is in the word-wide mode (x16) and data is read and written through DQ[0:15].

1.2 Applications

The 4-Mbit low power boot block flash memory family combines high density, very low power, high performance, cost-effective flash memories with blocking and hardware protection capabilities. Its flexibility and versatility will reduce costs throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase. During the product life cycle, when code updates or feature enhancements become necessary, flash memory will reduce the update costs by allowing either a user-performed code change via floppy disk or a remote code change via

a serial link. The 4-Mbit flash family provides full function, blocked flash memories suitable for a wide range of applications. These applications include **Extended PC BIOS and ROM-able** applications storage, **Handy Digital Cellular Phone** program and data storage and various other low power embedded applications where both program and data storage are required.

Portable systems such as Notebook/Palmtop computers, are ideal applications for the 4-Mbit low power flash products. Portable and handheld personal computer applications are becoming more complex with the addition of power management software to take advantage of the latest microprocessor technology, the availability of ROM-based application software, pen tablet code for electronic hand writing, and diagnostic code. Figure 1 shows an example of a 28F400BX-TL application.

This increase in software sophistication augments the probability that a code update will be required after the Notebook is shipped. The 4-Mbit flash products provide an inexpensive solution for the notebook and handheld personal computers while extending their product lifetime. Furthermore, the 4-Mbit flash products' deep power-down mode provides added flexibility for these battery-operated portable designs which require operation at very low power levels.

The 4-Mbit low power flash products also provide excellent design solutions for Handy Digital Cellular Phone applications requiring low voltage supply, high performance, high density storage capability coupled with modular software designs, and a small form factor package (x8-only bus). The 4-Mbit's blocking scheme allows for an easy segmentation of the embedded code with; 16-Kbytes of Hardware-Protected Boot code, 4 Main Blocks of program code and 2 Parameter Blocks of 8-Kbytes each for frequently updatable data storage and diagnostic messages (e.g., phone numbers, authorization codes). Figure 2 is an example of such an application with the 28F004BX-TL.

These are a few actual examples of the wide range of applications for the 4-Mbit low power Boot Block flash memory family which enable system designers achieve the best possible product design. Only your imagination limits the applicability of such a versatile low power product family.

PRELIMINARY

Figure 1. 28F400BX-L Interface to INTEL386SL 3.3V Microprocessor Superset


Figure 2. 28F004BX-L Interface to INTEL 80L188EB Low Voltage 8-bit Embedded Microprocessor

1.3 Pinouts

The 28F400BX-L 44-Lead PSOP pinout follows the industry standard ROM/EPROM pinout as shown in Figure 3 and provides an upgrade for the 28F200BX-L Low Power Boot Block flash memory family. Furthermore, the 28F400BX-L 56-Lead

TSOP pinout shown in Figure 4 provides density upgrades to future higher density boot block memories.

The 28F004BX-L 40-Lead TSOP pinout shown in Figure 5 is 100% compatible and provides a density upgrade for the 28F002BX-L 2-Mbit Low Power Boot Block flash memory family.


290450-24

**Figure 3. PSOP Lead Configuration for x8/x16 28F400BX-L**

PRELIMINARY

NC	1	56	NC
NC	2	55	A_{16}
A_{15}	3	54	BYTE#
A_{14}	4	53	GND
A_{13}	5	52	DQ_{15}/A_{-1}
A_{12}	6	51	DQ_7
A_{11}	7	50	DQ_{14}
A_{10}	8	49	DQ_6
A_9	9	48	DQ_{13}
A_8	10	47	DQ_5
NC	11	46	DQ_{12}
NC	12	45	DQ_4
WE#	13	44	V_{CC}
RP#	14	43	V_{CC}
NC	15	42	DQ_{11}
NC	16	41	DQ_3
V_{PP}	17	40	DQ_{10}
DU	18	39	DQ_2
NC	19	38	DQ_9
A_{17}	20	37	DQ_1
A_7	21	36	DQ_8
A_6	22	35	DQ_0
A_5	23	34	OE#
A_4	24	33	GND
A_3	25	32	CE#
A_2	26	31	A_0
A_1	27	30	NC
NC	28	29	NC

28F400BX
56-LEAD TSOP
14mm x 20mm
TOP VIEW

290450-6

Figure 4. TSOP Lead Configuration for x8 28F400BX-L

A_{16}	1	40	A_{17}
A_{15}	2	39	GND
A_{14}	3	38	NC
A_{13}	4	37	NC
A_{12}	5	36	A_{10}
A_{11}	6	35	DQ_7
A_9	7	34	DQ_6
A_8	8	33	DQ_5
WE#	9	32	DQ_4
RP#	10	31	V_{CC}
V_{PP}	11	30	V_{CC}
DU	12	29	NC
A_{18}	13	28	DQ_3
A_7	14	27	DQ_2
A_6	15	26	DQ_1
A_5	16	25	DQ_0
A_4	17	24	OE#
A_3	18	23	GND
A_2	19	22	CE#
A_1	20	21	A_0

28F004BX
40-LEAD TSOP
10mm x 20mm
TOP VIEW

290450-5

Figure 5. TSOP Lead Configuration for x8 28F004BX-L

intel®

1.4 Pin Descriptions for x8/x16 28F400BX-L

Symbol	Type	Name and Function
A_0-A_{17}	I	**ADDRESS INPUTS** for memory addresses. Addresses are internally latched during a write cycle.
A_9	I	**ADDRESS INPUT:** When A_9 is at 12V the signature mode is accessed. During this mode A_0 decodes between the manufacturer and device ID's. When BYTE# is at a logic low only the lower byte of the signatures are read. DQ_{15}/A_{-1} is a don't care in the signature mode when BYTE# is low.
DQ_0-DQ_7	I/O	**DATA INPUTS/OUTPUTS:** Inputs array data on the second CE# and WE# cycle during a program command. Inputs commands to the command user interface when CE# and WE# are active. Data is internally latched during the write and program cycles. Outputs array, Intelligent Identifier and status register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ_8-DQ_{15}	I/O	**DATA INPUT/OUTPUTS:** Inputs array data on the second CE# and WE# cycle during a program command. Data is internally latched during the write and program cycles. The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode (BYTE# = "0"). In the byte-wide mode DQ_{15}/A_{-1} becomes the lowest order address for data output on DQ_0-DQ_7.
CE#	I	**CHIP ENABLE:** Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low; CE# high deselects the memory device and reduces power consumption to standby levels. If CE# and RP# are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE# and RP# input stages.
RP#	I	**RESET/DEEP POWER-DOWN:** Provides Three-State control. Puts the device in deep power-down mode. Locks the boot block from program/erase. When RP# is at logic high level and equals 4.1V maximum the boot block is locked and cannot be programmed or erased. When RP# = 11.4V minimum the boot block is unlocked and can be programmed or erased. When RP# is at a logic low level the boot block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP# transitions from logic low to logic high, the flash memory enters the read-array mode.
OE#	I	**OUTPUT ENABLE:** Gates the device's outputs through the data buffers during a read cycle. OE# is active low.
WE#	I	**WRITE ENABLE:** Controls writes to the Command Register and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.

PRELIMINARY

1.4 Pin Descriptions for x8/x16 28F400BX-L (Continued)

Symbol	Type	Name and Function
BYTE#	I	**BYTE# ENABLE:** Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE# = "0" enables the byte-wide mode, where data is read and programmed on DQ_0–DQ_7 and DQ_{15}/A_{-1} becomes the lowest order address that decodes between the upper and lower byte. DQ_8–DQ_{14} are tri-stated during the byte-wide mode. BYTE# = "1" enables the word-wide mode where data is read and programmed on DQ_0–DQ_{15}.
V_{PP}		**PROGRAM/ERASE POWER SUPPLY:** For erasing memory array blocks or programming data in each block. **Note:** $V_{PP} < V_{PPLMAX}$ memory contents cannot be altered.
V_{CC}		**DEVICE POWER SUPPLY (3.3V ±0.3, 5V ±10%)**
GND		**GROUND:** For all internal circuitry.
NC		**NO CONNECT:** Pin may be driven or left floating.
DU		**DON'T USE PIN:** Pin should not be connected to anything.

4

intel.

1.5 Pin Descriptions for x8 28F004BX-L

Symbol	Type	Name and Function
A_0–A_{18}	I	**ADDRESS INPUTS** for memory addresses. Addresses are internally latched during a write cycle.
A_9	I	**ADDRESS INPUT:** When A_9 is at 12V the signature mode is accessed. During this mode A_0 decodes between the manufacturer and device ID's.
DQ_0–DQ_7	I/O	**DATA INPUTS/OUTPUTS:** Inputs array data on the second CE# and WE# cycle during a program command. Inputs commands to the command user interface when CE# and WE# are active. Data is internally latched during the write and program cycles. Outputs array, Intelligent Identifier and status register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
CE#	I	**CHIP ENABLE:** Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low; CE# high deselects the memory device and reduces power consumption to standby levels.
RP#	I	**RESET/DEEP POWER-DOWN:** Provides Three-State control. Puts the device in deep power-down mode. Locks the Boot Block from program/erase. When RP# is at logic high level and equals 4.1V maximum the Boot Block is locked and cannot be programmed or erased. When RP# = 11.4V minimum the Boot Block is unlocked and can be programmed or erased. When RP# is at a logic low level the Boot Block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP# transitions from logic low to logic high, the flash memory enters the read-array mode.
OE#	I	**OUTPUT ENABLE:** Gates the device's outputs through the data buffers during a read cycle. OE# is active low.
WE#	I	**WRITE ENABLE:** Controls writes to the Command Register and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
V_{PP}		**PROGRAM/ERASE POWER SUPPLY:** For erasing memory array blocks or programming data in each block. **Note:** $V_{PP} < V_{PPLMAX}$ memory contents cannot be altered.
V_{CC}		**DEVICE POWER SUPPLY (3.3V ±0.3V, 5V ±10%)**
GND		**GROUND:** For all internal circuitry.
NC		**NO CONNECT:** Pin may be driven or left floating.
DU		**DON'T USE PIN:** Pin should not be connected to anything.

PRELIMINARY

2.0 28F400BX-L PRODUCTS DESCRIPTION

290450–1

**Figure 6. 28F400BX-L Word/Byte-Wide Block Diagram**

4

2.1 28F400BX-L Memory Organization

2.1.1 BLOCKING

The 28F400BX-L uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The 28F400BX-L is a random read/write memory, only erasure is performed by block.

2.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being written or erased when RP# is not at 12V. The boot block can be erased and written when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while providing security when needed. See the Block Memory Map section for address locations of the boot block for the 28F400BX-TL and 28F400BX-BL.

2.1.1.2 Parameter Block Operation

The 28F400BX-L has 2 parameter blocks (8 Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. The parameter blocks provide for more efficient memory utilization when dealing with parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the 28F400BX-TL and 28F400BX-BL.

2.1.1.3 Main Block Operation

Four main blocks of memory exist on the 28F400BX-L (3 x 128-Kbyte blocks and 1 x 96-Kbyte blocks). See the following section on Block Memory Map for the address location of these blocks for the 28F400BX-TL and 28F400BX-BL products.

2.1.2 BLOCK MEMORY MAP

Two versions of the 28F400BX-L product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The 28F400BX-TL memory map is inverted from the 28F400BX-BL memory map.

2.1.2.1 28F400BX-BL Memory Map

The 28F400BX-BL device has the 16-Kbyte boot block located from 00000H to 01FFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the 28F400BX-B the first 8-Kbyte parameter block resides in memory space from 02000H to 02FFFH. The second 8-Kbyte parameter block resides in memory space from 03000H to 03FFFH. The 96-Kbyte main block resides in memory space from 04000H to 0FFFFH. The three 128-Kbyte main block resides in memory space from 10000H to 1FFFFH, 20000H to 2FFFFH and 30000H to 3FFFFH (word locations). See Figure 7.


Figure 7. 28F400BX-BL Memory Map

2.1.2.2 28F400BX-TL Memory Map

The 28F400BX-TL device has the 16-Kbyte boot block located from 3E000H to 3FFFFH to accommodate those microprocessors that boot from the top of the address map. In the 28F400BX-T the first 8-Kbyte parameter block resides in memory space from 3D000H to 3DFFFH. The second 8-Kbyte parameter block resides in memory space from 3C000H to 3CFFFH. The 96-Kbyte main block resides in memory space from 30000H to 3BFFFH. The three 128-Kbyte main blocks reside in memory space from 20000H to 2FFFFH, 10000H to 1FFFFH and 00000H to 0FFFFH as shown in Figure 8.

(Word Addresses)

Address	Block
3FFFFH – 3E000H	16-Kbyte BOOT BLOCK
3DFFFH – 3D000H	8-Kbyte PARAMETER BLOCK
3CFFFH – 3C000H	8-Kbyte PARAMETER BLOCK
3BFFFH – 30000H	96-Kbyte MAIN BLOCK
2FFFFH – 20000H	128-Kbyte MAIN BLOCK
1FFFFH – 10000H	128-Kbyte MAIN BLOCK
0FFFFH – 00000H	128-Kbyte MAIN BLOCK

Figure 8. 28F400BX-TL Memory Map

4

3.0 28F004BX-L PRODUCTS DESCRIPTION

Figure 9. 28F004BX-L and Byte-Wide Block Diagram

PRELIMINARY

intel®

3.1 28F004BX-L Memory Organization

3.1.1 BLOCKING

The 28F004BX-L uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The 28F004BX-L is a random read/write memory, only erasure is performed by block.

3.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being programmed or erased when RP# is not at 12V. The boot block can be erased and programmed when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while still providing security when needed. See the Block Memory Map section for address locations of the boot block for the 28F004BX-TL and 28F004BX-BL.

3.1.1.2 Parameter Block Operation

The 28F004BX-L has 2 parameter blocks (8 Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. Parameter blocks provide for more efficient memory utilization when dealing with small parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the 28F004BX-TL and 28F004BX-BL.

3.1.1.3 Main Block Operation

Two main blocks of memory exist on the 28F004BX-L (3 x 128-Kbyte blocks and 1 x 96-Kbyte blocks). See the following section on Block Memory Map for the address location of these blocks for the 28F004BX-TL and 28F004BX-BL.

3.1.2 BLOCK MEMORY MAP

Two versions of the 28F004BX-L product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The 28F004BX-TL memory map is inverted from the 28F004BX-BL memory map.

3.1.2.1 28F004BX-BL Memory Map

The 28F004BX-BL device has the 16-Kbyte boot block located from 00000H to 03FFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the 28F004BX-BL the first 8-Kbyte parameter block resides in memory from 04000H to 05FFFH. The second 8-Kbyte parameter block resides in memory space from 06000H to 07FFFH. The 96-Kbyte main block resides in memory space from 08000H to 1FFFFH. The three 128-Kbyte main blocks reside in memory space from 20000H to 3FFFFH, 40000H to 5FFFFH and 60000H to 7FFFFH. See Figure 10.


Figure 10. 28F004BX-BL Memory Map

3.1.2.2 28F004BX-TL Memory Map

The 28F004BX-TL device has the 16-Kbyte boot block located from 7C000H to 7FFFFH to accommodate those microprocessors that boot from the top of the address map. In the 28F004BX-TL the first 8-Kbyte parameter block resides in memory space from 7A000H to 7BFFFH. The second 8-Kbyte parameter block resides in memory space from 78000H to 79FFFH. The 96-Kbyte main block resides in memory space from 60000H to 77FFFH. The three 128-Kbyte main blocks reside in memory space from 40000H to 5FFFFH, 20000H to 3FFFFH and 00000H to 1FFFFH.

| Address	Block
7FFFFH	
	16-Kbyte BOOT BLOCK
7C000H	
7BFFFH	
	8-Kbyte PARAMETER BLOCK
7A000H	
79FFFH	
	8-Kbyte PARAMETER BLOCK
78000H	
77FFFH	
	96-Kbyte MAIN BLOCK
60000H	
5FFFFH	
	128-Kbyte MAIN BLOCK
40000H	
3FFFFH	
	128-Kbyte MAIN BLOCK
20000H	
1FFFFH	
	128-Kbyte MAIN BLOCK
00000H	

Figure 11. 28F004BX-TL Memory Map

4.0 PRODUCT FAMILY PRINCIPLES OF OPERATION

Flash memory augments EPROM functionality with in-circuit electrical write and erase. The 4-Mbit flash memory family utilizes a Command User Interface (CUI) and internally generated and timed algorithms to simplify write and erase operations.

The CUI allows for fixed power supplies during erasure and programming, and maximum EPROM compatibility.

In the absence of high voltage on the V_{PP} pin, the 4-Mbit flash family will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and Intelligent Identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer Identification and Device Identification data can be accessed through the CUI or through the standard EPROM A9 high voltage access (V_{ID}) (for PROM programmer equipment).

The same EPROM read, standby and output disable functions are available when high voltage is applied to the V_{PP} pin. In addition, high voltage on V_{PP} allows write and erase of the device. All functions associated with altering memory contents: write and erase, Intelligent Identifier read and Read Status are accessed via the CUI.

The purpose of the Write State Machine (WSM) is to completely automate the write and erasure of the device. The WSM will begin operation upon receipt of a signal from the CUI and will report status back through a Status Register. The CUI will handle the WE# interface to the data and address latches, as well as system software requests for status while the WSM is in operation.

4.1 28F400BX-L Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

Table 1. Bus Operations for WORD-WIDE Mode (BYTE# = V_{IH})

Mode	Notes	RP#	CE#	OE#	WE#	A_9	A_0	V_{PP}	DQ_{0-15}
Read	1, 2, 3	V_{IH}	V_{IL}	V_{IL}	V_{IH}	X	X	X	D_{OUT}
Output Disable		V_{IH}	V_{IL}	V_{IH}	V_{IH}	X	X	X	High Z
Standby		V_{IH}	V_{IH}	X	X	X	X	X	High Z
Deep Power-Down	9	V_{IL}	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	4	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IL}	X	0089H
Intelligent Identifier (Device)	4, 5, 10	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IH}	X	4470H 4471H
Write	6, 7, 8	V_{IH}	V_{IL}	V_{IH}	V_{IL}	X	X	X	D_{IN}

Table 2. Bus Operations for BYTE-WIDE Mode (BYTE# = V_{IL})

Mode	Notes	RP#	CE#	OE#	WE#	A_9	A_0	A_{-1}	V_{PP}	DQ_{0-7}	DQ_{8-14}
Read	1, 2, 3	V_{IH}	V_{IL}	V_{IL}	V_{IH}	X	X	X	X	D_{OUT}	High Z
Output Disable		V_{IH}	V_{IL}	V_{IH}	V_{IH}	X	X	X	X	High Z	High Z
Standby		V_{IH}	V_{IH}	X	X	X	X	X	X	High Z	High Z
Deep Power-Down		V_{IL}	X	X	X	X	X	X	X	High Z	High Z
Intelligent Identifier (Mfr)	4	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IL}	X	X	89H	High Z
Intelligent Identifier (Device)	4, 5, 10	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IH}	X	X	70H 71H	High Z
Write	6, 7, 8	V_{IH}	V_{IL}	V_{IH}	V_{IL}	X	X	X	X	D_{IN}	High Z

4

NOTES:
1. Refer to DC Characteristics.
2. X can be V_{IL} or V_{IH} for control pins and addresses, V_{PPL} or V_{PPH} for V_{PP}.
3. See DC Characteristics for V_{PPL}, V_{PPH}, V_{HH}, V_{ID} voltages.
4. Manufacturer and Device codes may also be accessed via a CUI write sequence. $A_1 - A_{17} = V_{IL}$.
5. Device ID = 4470H for 28F400BX-TL and 4471H for 28F400BX-BL.
6. Refer to Table 4 for valid D_{IN} during a write operation.
7. Command writes for Block Erase or Word/Byte Write are only executed when $V_{PP} = V_{PPH}$.
8. To write or erase the boot block, hold RP# at V_{HH}.
9. RP# must be at GND ±0.2V to meet the 1.2 μA maximum deep power-down current.
10. The device ID codes are identical to those of the 28F400BX 5V version.

4.2 28F004BX-L Bus Operations

Table 3. Bus Operations

Mode	Notes	RP#	CE#	OE#	WE#	A_9	A_0	V_{PP}	DQ_{0-7}
Read	1, 2, 3	V_{IH}	V_{IL}	V_{IL}	V_{IH}	X	X	X	D_{OUT}
Output Disable		V_{IH}	V_{IL}	V_{IH}	V_{IH}	X	X	X	High Z
Standby		V_{IH}	V_{IH}	X	X	X	X	X	High Z
Deep Power-Down	9	V_{IL}	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	4	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IL}	X	89H
Intelligent Identifier (Device)	4, 5, 10	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{IH}	X	78H 79H
Write	6, 7, 8	V_{IH}	V_{IL}	V_{IH}	V_{IL}	X	X	X	D_{IN}

NOTES:
1. Refer to DC Characteristics.
2. X can be V_{IL} or V_{IH} for control pins and addresses, V_{PPL} or V_{PPH} for V_{PP}.
3. See DC Characteristics for V_{PPL}, V_{PPH}, V_{HH}, V_{ID} voltages.
4. Manufacturer and Device codes may also be accessed via a CUI write sequence. $A_1 - A_8$, $A_{10} - A_{18} = V_{IL}$.
5. Device ID = 78H for 28F004BX-TL and 79H for 28F004BX-BL.
6. Refer to Table 4 for valid D_{IN} during a write operation.
7. Command writes for Block erase or byte program are only executed when $V_{PP} = V_{PPH}$.
8. Program or erase the Boot block by holding RP# at V_{HH}.
9. RP# must be at GND ±0.2V to meet the 1.2 µA maximum deep power-down current.
10. The device ID codes are identical to those of the 28F004BX 5V version.

4.3 Read Operations

The 4-Mbit flash family has three user read modes; Array, Intelligent Identifier, and Status Register. Status Register read mode will be discussed in detail in the "Write Operations" section.

During power-up conditions (V_{CC} supply ramping), it takes a maximum of 700 ns from V_{CC} at 3.0V minimum to obtain valid data on the outputs.

4.3.1 READ ARRAY

If the memory is not in the Read Array mode, it is necessary to write the appropriate read mode command to the CUI. The 4-Mbit flash family has three control functions, all of which must be logically active, to obtain data at the outputs. Chip-Enable CE# is the device selection control. Power-Down RP# is the device power control. Output-Enable OE# is the DATA INPUT/OUTPUT (DQ[0:15] or DQ[0:7]) direction control and when active is used to drive data from the selected memory onto the I/O bus.

4.3.1.1 Output Control

With OE# at logic-high level (V_{IH}), the output from the device is disabled and data input/output pins (DQ[0:15] or DQ[0:7] are tri-stated. Data input is then controlled by WE#.

4.3.1.2 Input Control

With WE# at logic-high level (V_{IH}), input to the device is disabled. Data Input/Output pins (DQ[0:15] or DQ[0:7]) are controlled by OE#.

4.3.2 INTELLIGENT IDENTIFIERS

28F400BX-L PRODUCTS

The manufacturer and device codes are read via the CUI or by taking the A9 pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 0089H, and location 00001H outputs the device code; 4470H for 28F400BX-TL, 4471H for 28F4001BX-BL. When BYTE# is at a logic low only the lower byte of the above signatures is read and DQ_{15}/A_{-1} is a "don't care" during Intelligent Identifier mode. A read array command must be written to the CUI to return to the read array mode.

PRELIMINARY

intel®

28F004BX-L PRODUCTS

The manufacturer and device codes are also read via the CUI or by taking the A9 pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 89H, and location 00001H outputs the device code; 78H for 28F004BX-TL, 79H for 28F004BX-BL.

4.4 Write Operations

Commands are written to the CUI using standard microprocessor write timings. The CUI serves as the interface between the microprocessor and the internal chip operation. The CUI can decipher Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Erase and Program commands. In the event of a read command, the CUI simply points the read path at either the array, the Intelligent Identifier, or the status register depending on the specific read command given. For a program or erase cycle, the CUI informs the write state machine that a write or erase has been requested. During a program cycle, the Write State Machine will control the program sequences and the CUI will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the Write State Machine has completed its task, it will allow the CUI to respond to its full command set. The CUI will stay in the current command state until the microprocessor issues another command.

The CUI will successfully initiate an erase or write operation only when V_{PP} is within its voltage range. Depending upon the application, the system designer may choose to make the V_{PP} power supply switchable, available only when memory updates are desired. The system designer can also choose to "hard-wire" V_{PP} to 12V. The 4-Mbit flash memory family is designed to accommodate either design practice. It is recommended that RP# be tied to logical Reset for data protection during unstable CPU reset function as described in the "Product Family Overview" section.

4.4.1 BOOT BLOCK WRITE OPERATIONS

In the case of Boot Block modifications (write and erase), RP# is set to $V_{HH} = 12V$ typically, in addition to V_{PP} at high voltage.

However, if RP# is not at V_{HH} when a program or erase operation of the boot block is attempted, the corresponding status register bit (Bit 4 for Program and Bit 5 for Erase, refer to Table 5 for Status Register Definitions) is set to indicate the failure to complete the operation.

4.4.2 COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) serves as the interface to the microprocessor. The CUI points the read/write path to the appropriate circuit block as described in the previous section. After the WSM has completed its task, it will set the WSM Status bit to a "1", which will also allow the CUI to respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will remain in its current state.

4.4.2.1 Command Set

Command Codes	Device Mode
00	Invalid/Reserved
10	Alternate Program Setup
20	Erase Setup
40	Program Setup
50	Clear Status Register
70	Read Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Resume/Erase Confirm
FF	Read Array

4.4.2.2 Command Function Descriptions

Device operations are selected by writing specific commands into the CUI. Table 4 below defines the 4-Mbit flash memory family commands.

4

Table 4. Command Definitions

Command	Bus Cycles Req'd	Notes 8	First Bus Cycle			Second Bus Cycle		
			Operation	Address	Data	Operation	Address	Data
Read Array	1	1	Write	X	FFH			
Intelligent Identifier	3	2, 4	Write	X	90H	Read	IA	IID
Read Status Register	2	3	Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Erase Setup/Erase Confirm	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write Setup/Write	2	6, 7	Write	WA	40H	Write	WA	WD
Erase Suspend/Erase Resume	2		Write	X	B0H	Write	X	D0H
Alternate Word/Byte Write Setup/Write	2	WD	2, 3, 7	Write	WA	10H	Write	WA

NOTES:
1. Bus operations are defined in Tables 1, 2, 3.
2. IA = Identifier Address: 00H for manufacturer code, 01H for device code.
3. SRD = Data read from Status Register.
4. IID = Intelligent Identifier Data.
Following the Intelligent Identifier command, two read operations access manufacturer and device codes.
5. BA = Address within the block being erased.
6. WA = Address to be written.
 WD = Data to be written at location WA.
7. Either 40H or 10H commands is valid.
8. When writing commands to the device the upper data bus [DQ_8–DQ_{15}] = X (28F400BX-L-only) which is either V_{CC} or V_{SS} to avoid burning additional current.

Invalid/Reserved

These are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified above. Intel reserves the right to redefine these codes for future functions.

Read Array (FFH)

This single write command points the read path at the array. If the host CPU performs a CE#/OE# controlled read immediately following a two-write sequence that started the WSM, then the device will output status register contents. If the Read Array command is given after Erase Setup the device is reset to read the array. A two Read Array command sequence (FFH) is required to reset to Read Array after Program Setup.

Intelligent Identifier (90H)

After this command is executed, the CUI points the output path to the Intelligent Identifier circuits. Only Intelligent Identifier values at addresses 0 and 1 can be read (only address A0 is used in this mode, all other address inputs are ignored).

Read Status Register (70H)

This is one of the two commands that is executable while the state machine is operating. After this command is written, a read of the device will output contents of the status register, regardless of the address presented to the device.

The device automatically enters this mode after program or erase has completed.

Clear Status Register (50H)

The WSM can only set the Program Status and Erase Status bits in the status register, it can not clear them. Two reasons exist for operating the status register in this fashion. The first is a synchronization. The WSM does not know when the host CPU has read the status register, therefore it would not know when to clear the status bits. Secondly, if the CPU is programming a string of bytes, it may be more efficient to query the status register after programming the string. Thus, if any errors exist while programming the string, the status register will return the accumulated error status.

PRELIMINARY

Program Setup (40H or 10H)

This command simply sets the CUI into a state such that the next write will load the address and data registers. Either 40H or 10H can be used for Program Setup. Both commands are included to accommodate efforts to achieve an industry standard command code set.

Program

The second write after the program setup command, will latch addresses and data. Also, the CUI initiates the WSM to begin execution of the program algorithm. While the WSM finishes the algorithm, the device will output Status Register contents. Note that the WSM cannot be suspended during programming.

Erase Setup (20H)

Prepares the CUI for the Erase Confirm command. No other action is taken. If the next command is not an Erase Confirm command then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1", place the device into the Read Status Register state, and wait for another command.

Erase Confirm (D0H)

If the previous command was an Erase Setup command, then the CUI will enable the WSM to erase, at the same time closing the address and data latches, and respond only to the Read Status Register and Erase Suspend commands. While the WSM is executing, the device will output Status Register data when OE# is toggled low. Status Register data can only be updated by toggling either OE# or CE# low.

Erase Suspend (B0H)

This command only has meaning while the WSM is executing an Erase operation, and therefore will only be responded to during an erase operation. After this command has been executed, the CUI will initiate the WSM to suspend Erase operations, and then return to responding to only Read Status Register or to the Erase Resume commands. Once the WSM has reached the Suspend state, it will set an output into the CUI which allows the CUI to respond to the Read Array, Read Status Register, and Erase Resume commands. In this mode, the CUI will not respond to any other commands. The WSM will also set the WSM Status bit to a "1". The WSM will con-

tinue to run, idling in the SUSPEND state, regardless of the state of all input control pins, with the exclusion of RP#. RP# low will immediately shut down the WSM and the remainder of the chip.

Erase Resume (D0H)

This command will cause the CUI to clear the Suspend state and set the WSM Status bit to a "0", but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.

4.4.3 STATUS REGISTER

The 4 Mbit flash family contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status command to the CUI. After writing this command, all subsequent Read operations output data from the status register until another command is written to the CUI. A Read Array command must be written to the CUI to return to the Read Array mode.

The status register bits are output on DQ[0:7] whether the device is in the byte-wide (x8) or word-wide (x16) mode for the 28F400BX-L. In the word-wide mode the upper byte, DQ[8:15] is set to 00H during a Read Status command. In the byte-wide mode, DO[8:14] is tri-stated and DQ15/A−1 retains the low order address function.

It should be noted that the contents of the status register are latched on the falling edge of OE# or CE# whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the status register change while reading the status register. CE# or OE# must be toggled with each subsequent status read, or the completion of a program or erase operation will not be evident.

The Status Register is the interface between the microprocessor and the Write State Machine (WSM). When the WSM is active, this register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation. The WSM sets status bits "Three" through "Seven" and clears bits "Six" and "Seven", but cannot clear status bits "Three" through "Five". These bits can only be cleared by the controlling CPU through the use of the Clear Status Register command.

4

4.4.3.1 Status Register Bit Definition

Table 5. Status Register Definitions

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0

NOTES:

SR.7 = WRITE STATE MACHINE STATUS
  1 = Ready
  0 = Busy

Write State Machine Status bit must first be checked to determine byte/word program or block erase completion, before the Program or Erase Status bits are checked for success.

SR.6 = ERASE SUSPEND STATUS
  1 = Erase Suspended
  0 = Erase in Progress/Completed

When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1". ESS bit remains set to "1" until an Erase Resume command is issued.

SR.5 = ERASE STATUS
  1 = Error in Block Erasure
  0 = Successful Block Erase

When this bit is set to "1". WSM has applied the maximum number of erase pulses to the block and is still unable to successfully perform an erase verify.

SR.4 = PROGRAM STATUS
  1 = Error in Byte/Word Program
  0 = Successful Byte/Word Program

When this bit is set to "1", WSM has attempted but failed to Program a byte or word.

SR.3 = V_{PP} STATUS
  1 = V_{PP} Low Detect; Operation Abort
  0 = V_{PP} OK

The V_{PP} Status bit unlike an A/D converter, does not provide continuous indication of V_{PP} level. The WSM interrogates the V_{PP} level only after the byte write or block erase command sequences have been entered and informs the system if V_{PP} has not been switched on. The V_{PP} Status bit is not guaranteed to report accurate feedback between V_{PPL} and V_{PPH}.

SR.2–SR.0 = RESERVED FOR FUTURE ENHANCEMENTS
These bits are reserved for future use and should be masked out when polling the Status Register.

4.4.3.2 Clearing the Status Register

Certain bits in the status register are set by the write state machine, and can only be reset by the system software. These bits can indicate various failure conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The status register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. To clear the status register, the Clear Status Register command is written to the CUI. Then, any other command may be issued to the CUI. Note again that before a read cycle can be initiated, a Read command must be written to the CUI to specify whether the read data is to come from the array, status register, or Intelligent Identifier.

4.4.4 PROGRAM MODE

Program is executed by a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The write state machine will execute a sequence of internally timed events to:

1. program the desired bits of the addressed memory word (byte), and

2. verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte or word being changed to a "0".

If the user attempts to program "1"s, there will be no change of the memory cell content and no error occurs.

Similar to erasure, the status register indicates whether programming is complete. While the program sequence is executing, bit 7 of the status register is a "0". The status register can be polled by toggling either CE# or OE# to determine when the program sequence is complete. Only the Read Status Register command is valid while programming is active.

When programming is complete, the status bits, which indicate whether the program operation was successful, should be checked. If the programming operation was unsuccessful, Bit 4 of the status register is set to a "1" to indicate a Program Failure. If Bit 3 is set then V_{PP} was not within acceptable limits, and the WSM will not execute the programming sequence.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, it must be recognized that reads from the memory, status register, or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 12 shows a system software flowchart for device byte programming operation. Figure 13 shows a similar flowchart for device word programming operation (28F400BX-L-only).

4.4.5 ERASE MODE

Erasure of a single block is initiated by writing the Erase Setup and Erase Confirm commands to the CUI, along with the addresses, A[12:17] for the 28F400BX-L or A[12:18] for the 28F004BX-L, identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1".

The WSM will execute a sequence of internally timed events to:

1. program all bits within the block
2. verify that all bits within the block are sufficiently programmed
3. erase all bits within the block and
4. verify that all bits within the block are sufficiently erased

While the erase sequence is executing, Bit 7 of the status register is a "0".

When the status register indicates that erasure is complete, the status bits, which indicate whether the erase operation was successful, should be checked. If the erasure operation was unsuccessful, Bit 5 of the status register is set to a "1" to indicate an Erase Failure. If V_{PP} was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, Bit 5 of the status register is set to a "1" to indicate an Erase Failure, and Bit 3 is set to a "1" to identify that V_{PP} supply voltage was not within acceptable limits.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, it must be recognized that reads from the memory array, status register, or Intelligent Identifier can not be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 13 shows a system software flowchart for Block Erase operation.

4.4.5.1 Suspending and Resuming Erase

Since an erase operation typically requires 2 seconds to 5 seconds to complete, an Erase Suspend command is provided. This allows erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the Write State Machine (WSM) pause the erase sequence at a predetermined point in the erase algorithm. The status register must be read to determine when the erase operation has been suspended.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only other valid command at this time is the Erase Resume command or Read Status Register operation.

Figure 14 shows a system software flowchart detailing the operation.

During Erase Suspend mode, the chip can go into a pseudo-standby mode by taking CE# to V_{IH} and the active current is now a maximum of 6 mA. If the chip is enabled while in this mode by taking CE# to V_{IL}, the Erase Resume command can be issued to resume the erase operation.

4

Upon completion of reads from any block other than the block being erased, the Erase Resume command must be issued. When the Erase Resume command is given, the WSM will continue with the erase sequence and complete erasing the block. As with the end of erase, the status register must be read, cleared, and the next instruction issued in order to continue.

4.4.6 EXTENDED CYCLING

Intel has designed extended cycling capability into its ETOX III flash memory technology. The 4-Mbit low voltage flash memory family is designed for 10,000 program/erase cycles on each of the seven blocks. The combination of low electric fields, clean oxide processing and minimized oxide area per memory cell subjected to the tunneling electric field, results in very high cycling capability.

intel

Figure 12. Automated Byte Programming Flowchart

Bus Operation	Command	Comments
Write	Setup Program	Data = 40H Address = Byte to be programmed
Write	Program	Data to be programmed Address = Byte to be programmed
Read		Status Register Data. Toggle OE # or CE # to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent bytes.
Full status check can be done after each byte or after a sequence of bytes.

Write FFH after the last byte programming operation to reset the device to Read Array Mode.

290450–9

Full Status Check Procedure

Bus Operation	Command	Comments
Standby		Check SR.3 1 = V_{PP} Low Detect
Standby		Check SR.4 1 = Byte Program Error

SR.3 MUST be cleared, if set during a program attempt, before further attempts are allowed by the Write State Machine.

SR.4 is only cleared by the Clear Status Register Command, in cases where multiple bytes are programmed before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

290450–10

intel.

290450–11

Full Status Check Procedure

290450–12

Bus Operation	Command	Comments
Write	Setup Program	Data = 40H Address = Word to be programmed
Write	Program	Data to be programmed Address = Word to be programmed
Read		Status Register Data. Toggle OE # or CE # to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent words.

Full status check can be done after each word or after a sequence of words.

Write FFH after the last word programming operation to reset the device to Read Array Mode.

Bus Operation	Command	Comments
Standby		Check SR.3 1 = V_{PP} Low Detect
Standby		Check SR.4 1 = Byte Program Error

SR.3 MUST be cleared, if set during a program attempt, before further attempts are allowed by the Write State Machine.

SR.4 is only cleared by the Clear Status Register Command, in cases where multiple words are programmed before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 13. Automated Word Programming Flowchart

PRELIMINARY

290450-13

Full Status Check Procedure

290450-14

Bus Operation	Command	Comments
Write	Setup Erase	Data = 20H Address = Within block to be erased
Write	Erase	Data = D0H Address = Within block to be erased
Read		Status Register Data. Toggle OE # or CE # to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.

Full status check can be done after each block or after a sequence of blocks.

Write FFH after the last block erase operation to reset the device to Read Array Mode.

Bus Operation	Command	Comments
Standby		Check SR.3 1 = V_PP Low Detect
Standby		Check SR.4,5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.3 MUST be cleared, if set during an erase attempt, before further attempts are allowed by the Write State Machine.

SR.5 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

**Figure 14. Automated Block Erase Flowchart**

Bus Operation	Command	Comments
Write	Erase Suspend	Data = B0H
Read		Status Register Data. Toggle OE≠ or CE≠ to update Status Register
Standby		Check SR.7 1 = Ready
Standby		Check SR.6 1 = Suspended
Write	Read Array	Data = FFH
Read		Read array data from block other than that being erased.
Write	Erase Resume	Data = D0H

290450-15

Figure 15. Erase Suspend/Resume Flowchart

4.5 Power Consumption

4.5.1 ACTIVE POWER

With **CE≠** at a logic-low level and **RP≠** at a logic-high level, the device is placed in the active mode. The device I_{CC} current is a maximum of 22 mA at 5 MHz.

4.5.2 AUTOMATIC POWER SAVINGS

Automatic Power Savings (APS) is a low power feature during active mode of operation. The 4-Mbit family of products incorporate Power Reduction Control (PRC) circuitry which basically allows the device to put itself into a low current state when it is not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where

typical I_{CC} current is 0.8 mA and maximum I_{CC} current is 2 mA. The device stays in this static state with outputs valid until a new memory location is read.

4.5.3 STANDBY POWER

With CE≠ at a logic-high level (V_{IH}), and the CUI read mode, the memory is placed in standby mode where the maximum I_{CC} standby current is 120 μA with CMOS input signals. The standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (DQ[0:15] or DQ[0:7] are placed in a high-impedance state independent of the status of the OE≠ signal. When the 4-Mbit flash family is deselected during erase or program functions, the devices will continue to perform the erase or program function and consume program or erase active power until program or erase is completed.

PRELIMINARY

4.5.4 RESET/DEEP POWER-DOWN

The 4-Mbit flash family supports a typical I_{CC} of 0.2 μA in deep power-down mode. One of the target markets for these devices is in portable equipment where the power consumption of the machine is of prime importance. The 4-Mbit flash family has a RP# pin which places the device in the deep power-down mode. When RP# is at a logic-low (GND ±0.2V), all circuits are turned off and the device typically draws 0.2 μA of V_{CC} current.

During read modes, the RP# pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum of 700 ns to access valid data (t_{PHQV}).

During erase or program modes, RP# low will abort either erase or program operation. The contents of the memory are no longer valid as the data has been corrupted by the RP# function. As in the read mode above, all internal circuitry is turned off to achieve the 0.2 μA current level.

RP# transitions to V_{IL} or turning power off to the device will clear the status register.

This use of RP# during system reset is important with automated write/erase devices. When the system comes out of reset it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur because the flash memory would be providing the status information instead of array data. Intel's Flash Memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application RP# is controlled by the same RESET# signal that resets the system CPU.

4.6 Power-up Operation

The 4-Mbit flash memory family is designed to offer protection against accidental block erasure or programming during power transitions. Upon power-up the 4-Mbit flash memory family is indifferent as to which power supply, V_{PP} or V_{CC}, powers-up first. Power supply sequencing is not required.

The 4-Mbit flash memory family ensures the CUI is reset to the read mode on power-up.

In addition, on power-up the user must either drop CE# low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is

active. Since both WE# and CE# must be low for a command write, driving either signal to V_{IH} will inhibit writes to the device. The CUI architecture provides an added level of protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. Finally the device is disabled until RP# is brought to V_{IH}, regardless of the state of its control inputs. This feature provides yet another level of memory protection.

4.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers are interested in 3 supply current issues:

- Standby current levels (I_{CCS})
- Active current levels (I_{CCR})
- Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1 μF ceramic capacitor connected between each V_{CC} and GND, and between its V_{PP} and GND. These high frequency, low-inherent inductance capacitors should be placed as close as possible to the package leads.

4.7.1 V_{PP} TRACE ON PRINTED CIRCUIT BOARDS

Writing to flash memories while they reside in the target system, requires special consideration of the V_{PP} power supply trace by the printed circuit board designer. The V_{PP} pin supplies the flash memory cell's current for programming and erasing. One should use similar trace widths and layout considerations given to the V_{CC} power supply trace. Adequate V_{PP} supply traces and decoupling will decrease spikes and overshoots.

4.7.2 V_{CC}, V_{PP} AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its state upon power-up, after exit from deep power-down mode or after V_{CC} transitions below V_{LKO} (Lockout voltage), is Read Array mode.

After any word/byte write or block erase operation is complete and even after V_{PP} transitions down to V_{PPL}, the CUI must be reset to Read Array mode via the Read Array command when accesses to the flash memory are desired.

4

5.0 OPERATING SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operating Temperature
During Read . . . . .0°C to +70°C[1]
During Block Erase/Byte Write . . . .0°C to +70°C

Temperature Under Bias . . . . −10°C to +80°C

Storage Temperature . . . . −65°C to +125°C

Voltage on any Pin
(except V_{CC}, V_{PP}, A_9 and RP#)
with Respect to GND . . . . −2.0V to +7.0V[2]

Voltage on Pin RP# or Pin A_9
with Respect to GND . . . . . −2.0V to +13.5V[2, 3]

V_{CC} Program Voltage with
Respect to GND
during Block Erase and
Word/Byte Write . . . . −2.0V to +14.0V[2, 3]

V_{CC} Supply Voltage
with Respect to GND . . . . −2.0V to +7.0V[2]

Output Short Circuit Current . . . . .100 mA[4]

NOTES:
1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC voltage is −0.5V on input/output pins. During transitions, this level may undershoot to −2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5V which during transitions may overshoot to V_{CC} + 2.0V for periods < 20 ns.
3. Maximum DC voltage on V_{PP} may overshoot to +14.0V for periods <20 ns. Maximum DC voltage on RP# or A_9 may overshoot to 13.5V for periods < 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.
5. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

OPERATING CONDITIONS

Symbol	Parameter	Notes	Min	Max	Unit
T_A	Operating Temperature		0	70	°C
V_{CC}	V_{CC} Supply Voltage	5	3.00	3.60	V
V_{CC}	V_{CC} Supply Voltage	5	4.50	5.50	V

DC CHARACTERISTICS V_{CC} = 3.3V ±0.3V

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Conditions
I_{LI}	Input Load Current	1			±1.0	μA	V_{CC} = V_{CC} Max V_{IN} = V_{CC} or GND
I_{LO}	Output Leakage Current	1			±10	μA	V_{CC} = V_{CC} Max V_{OUT} = V_{CC} or GND
I_{CCS}	V_{CC} Standby Current	1, 3		45	120	μA	V_{CC} = V_{CC} Max CE# = RP# = V_{IH}
				45	120	μA	V_{CC} = V_{CC} Max CE# = RP# = V_{CC} ±0.2V 28F400BX: BYTE# = V_{CC} ±0.2V or GND

PRELIMINARY

D.C. CHARACTERISTICS $V_{CC} = 3.3V \pm 0.3V$ (Continued)

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Conditions
I_{CCD}	V_{CC} Deep Power-Down Current	1		0.20	1.2	μA	RP# = GND ±0.2V
I_{CCR}	V_{CC} Read Current for 28F400BX-L Word-Wide and Byte-Wide Mode and 28F004BX-L Byte-Wide Mode	1 5, 6		15	25	mA	V_{CC} = V_{CC} Max, CE# = GND f = 5 MHz, I_{OUT} = 0 mA CMOS Inputs
				15	25	mA	V_{CC} = V_{CC} Max, CE# = V_{IL} f = 5 MHz, I_{OUT} = 0 mA TTL Inputs
I_{CCW}	V_{CC} Word Write Current	1			30	mA	Word Write in Progress
I_{CCW}	V_{CC} Byte Write Current	1			30	mA	Byte Write in Progress
I_{CCE}	V_{CC} Block Erase Current	1			20	mA	Block Erase in Progress
I_{CCES}	V_{CC} Erase Suspend Current	1, 2		3	6	mA	Block Erase Suspended, CE# = V_{IH}
I_{PPS}	V_{PP} Standby Current	1			±15	μA	$V_{PP} \leq V_{CC}$
I_{PPD}	V_{PP} Deep Power-Down Current	1			5.0	μA	RP# = GND ±0.2V
I_{PPR}	V_{PP} Read Current	1			200	μA	$V_{PP} > V_{CC}$
I_{PPW}	V_{PP} Word Write Current	1			40	mA	$V_{PP} = V_{PPH}$ Word Write in Progress
I_{PPW}	V_{PP} Byte Write Current	1			30	mA	$V_{PP} = V_{PPH}$ Byte Write in Progress
I_{PPE}	V_{PP} Block Erase Current	1			30	mA	$V_{PP} = V_{PPH}$ Block Erase in Progress
I_{PPES}	V_{PP} Erase Suspend Current	1			200	μA	$V_{PP} = V_{PPH}$ Block Erase Suspended
$I_{RP\#}$	RP# Boot Block Unlock Current	1, 4			500	μA	RP# = V_{HH}
I_{ID}	A_9 Intelligent Identifier Current	1, 4			500	μA	$A_9 = V_{ID}$
V_{ID}	A_9 Intelligent Identifier Voltage		11.4	12.0	13.0	V	
V_{IL}	Input Low Voltage		−0.5		0.6	V	
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.5	V	
V_{OL}	Output Low Voltage				0.4	V	V_{CC} = V_{CC} Min I_{OL} = 2 mA
V_{OH}	Output High Voltage		2.4			V	V_{CC} = V_{CC} Min I_{OH} = −2 mA
V_{PPL}	V_{PP} during Normal Operations	3	0.0		4.1	V	
V_{PPH}	V_{PP} during Erase/Write Operations		11.4	12.0	12.6	V	
V_{LKO}	V_{CC} Erase/Write Lock Voltage		2.0			V	
V_{HH}	RP# Unlock Voltage		11.4	12.0	13.0	V	Boot Block Write/Erase

4

CAPACITANCE(4) $T_A = 25°C$, f = 1 MHz

Symbol	Parameter	Typ	Max	Unit	Condition
C_{IN}	Input Capacitance	6	8	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance	10	12	pF	$V_{OUT} = 0V$

NOTES:
1. All currents are in RMS unless otherwise noted. Typical values at $V_{CC} = 3.3V$, $V_{PP} = 12.0V$, T = 25°C. These currents are valid for all product versions (packages and speeds).
2. I_{CCES} is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of I_{CCES} and I_{CCR}.
3. Block Erase and Word/Byte Writes are inhibited when $V_{PP} = V_{PPL}$ and not guaranteed in the range between V_{PPH} and V_{PPL}.
4. Sampled, not 100% tested.
5. Automatic Power Savings (APS) reduces I_{CCR} to less than 2 mA in static operation.
6. CMOS Inputs are either $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$. TTL Inputs are either V_{IL} or V_{IH}.

PRELIMINARY

D.C. CHARACTERISTICS[4] $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Conditions
I_{LI}	Input Load Current	1			± 1.0	μA	$V_{CC} = V_{CC}$ Max $V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current	1			± 10	μA	$V_{CC} = V_{CC}$ Max $V_{OUT} = V_{CC}$ or GND
I_{CCS}	V_{CC} Standby Current	1			1.5	mA	$V_{CC} = V_{CC}$ Max $CE\# = RP\# = V_{IH}$
					100	μA	$V_{CC} = V_{CC}$ Max $CE\# = RP\# = V_{CC} \pm 0.2V$
I_{CCD}	V_{CC} Deep Power-Down Current	1			1.2	μA	$RP\# = GND \pm 0.2V$ $I_{OUT} = 0$ mA
I_{CCR}	V_{CC} Read Current for 28F400BX-L Word-Wide Mode	1			45	mA	$V_{CC} = V_{CC}$ Max, $CE\# = GND$ $f = 5$ MHz, $I_{OUT} = 0$ mA CMOS Inputs
					45	mA	$V_{CC} = V_{CC}$ Max, $CE\# = V_{IL}$ $f = 5$ MHz, $I_{OUT} = 0$ mA TTL Inputs
I_{CCR}	V_{CC} Read Current for 28F400BX-L Byte-Wide Mode and 28F004BX-L	1			40	mA	$V_{CC} = V_{CC}$ Max, $CE\# = GND$ $f = 5$ MHz, $I_{OUT} = 0$ mA CMOS Inputs
					40	mA	$V_{CC} = V_{CC}$ Max, $CE\# = V_{IL}$ $f = 5$ MHz, $I_{OUT} = 0$ mA TTL Inputs
I_{CCW}	V_{CC} Word Byte Write Current	1			70	mA	Word Write in Progress
I_{CCE}	V_{CC} Block Erase Current	1			30	mA	Block Erase in Progress
I_{CCES}	V_{CC} Erase Suspend Current	1, 2			10	mA	Block Erase Suspended, $CE\# = V_{IH}$
I_{PPS}	V_{PP} Standby Current	1			± 10	μA	$V_{PP} \leq V_{CC}$
I_{PPD}	V_{PP} Deep Power-Down Current	1			5.0	μA	$RP\# = GND \pm 0.2V$
I_{PPR}	V_{PP} Read Current	1			200	μA	$V_{PP} > V_{CC}$
I_{PPW}	V_{PP} Word Write Current	1			40	mA	$V_{PP} = V_{PPH}$ Word Write in Progress
I_{PPW}	V_{PP} Byte Write Current	1			30	mA	$V_{PP} = V_{PPH}$ Byte Write in Progress
I_{PPE}	V_{PP} Block Erase Current	1			30	mA	$V_{PP} = V_{PPH}$ Block Erase in Progress
I_{PPES}	V_{PP} Erase Suspend Current	1			200	μA	$V_{PP} = V_{PPH}$ Block Erase Suspended
$I_{RP\#}$	RP# Boot Block Unlock Current	1, 4			500	μA	$RP\# = V_{HH}$
I_{ID}	A_9 Intelligent Identifier Current	1, 4				μA	$A_9 = V_{ID}$
V_{ID}	A_9 Intelligent Identifier Voltage		11.4	12.0	13.0	V	

4

D.C. CHARACTERISTICS[4] V_{CC} = 5.0V ±10% (Continued)

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
V_{IL}	Input Low Voltage		−0.5		0.8	V	
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.5	V	
V_{OL}	Output Low Voltage				0.45	V	V_{CC} = V_{CC} Min I_{OL} = 5.8 mA
V_{OH}	Output High Voltage		2.4			V	V_{CC} = V_{CC} Min I_{OH} = −2.5 mA
V_{PPL}	V_{PP} during Normal Operations	3	0.0		6.5	V	
V_{PPH}	V_{PP} during Erase/Write Operations		11.4	12.0	12.6	V	
V_{LKO}	V_{CC} Erase/Write Lock Voltage		2.2			V	
V_{HH}	RP# Unlock Voltage		11.4	12.0	13.0	V	Boot Block Write/Erase

NOTES:
1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 5.0V, V_{PP} = 12.0V, T = 25°C. These currents are valid for all product versions (packages and speeds).
2. I_{CCES} is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of I_{CCES} and I_{CCR}.
3. Block Erases and Word/Byte Writes are inhibited when V_{PP} = V_{PPL} and not guaranteed in the range between V_{PPH} and V_{PPL}.
4. All parameters are sampled, not 100% tested.

A.C. INPUT/OUTPUT REFERENCE WAVEFORM

290450–16

AC test inputs are driven at 3.0V for a Logic "1" and 0.0 for a Logic "0". Input timing begins, and output timing ends at 1.5V. Input rise and fall times (10% to 90%) < 3 ns.

A.C. TESTING LOAD CIRCUIT

290450–17

C_L = 50 pF
C_L Includes Jig Capacitance
R_L = 3.3 KΩ

PRELIMINARY

A.C. CHARACTERISTICS-Read-Only Operations(1) V_{CC} = 3.3V ±0.3V, 5.0V ±10%

Versions				28F400BX-L150 28F004BX-L150		Unit
Symbol		Parameter	Notes	Min	Max	
t_{AVAV}	t_{RC}	Read Cycle Time		150		ns
t_{AVQV}	t_{ACC}	Address to Output Delay			150	ns
t_{ELQV}	t_{CE}	CE# to Output Delay	2		150	ns
t_{PHQV}	t_{PWH}	RP# High to Output Delay			600	ns
t_{GLQV}	t_{OE}	OE# to Output Delay	2		65	ns
t_{ELQX}	t_{LZ}	CE# to Output Low Z	3	0		ns
t_{EHOZ}	t_{HZ}	CE# High to Output High Z	3		55	ns
t_{GLQX}	t_{OLZ}	OE# to Output Low Z	3	0		ns
t_{GHQZ}	t_{DF}	OE# High to Output High Z	3		45	ns
	t_{OH}	Output Hold from Addresses, CE# or OE# Change, Whichever is First	3	0		ns
t_{ELFL} t_{ELFH}		CE# to BYTE# Switching Low or High	3		5	ns
t_{FHQV}		BYTE# Switching High to Valid Output Delay	3, 4		150	ns
t_{FLQZ}		BYTE# Switching Low to Output High Z	3		45	ns

NOTES:
1. See AC Input/Output Reference Waveform for timing measurements.
2. OE# may be delayed up to t_{CE}-t_{OE} after the falling edge of CE# without impact on t_{CE}.
3. Sampled, not 100% tested.
4. t_{FLQV}, BYTE# switching low to valid output delay will be equal to t_{AVQV}, measured from the time DQ_{15}/A_{-1} becomes valid.

4

intel®

**Figure 16. A.C. Waveforms for Read Operations**

PRELIMINARY

Figure 17. BYTE# Timing Diagram for Both Read and Write Operations for 28F400BX-L

intel

A.C. CHARACTERISTICS For $\overline{WE}$-Controlled Write Operations[1] V_{CC} = 3.3V ±0.3V, 5.0V ±10%

Versions[4]				28F400BX-L150 28F004BX-L150		Unit
Symbol		Parameter	Notes	Min	Max	
t_{AVAV}	t_{WC}	Write Cycle Time		150		ns
t_{PHWL}	t_{PS}	RP# High Recovery to WE# Going Low		1.0		µs
t_{ELWL}	t_{CS}	CE# Setup to WE# Going Low		0		ns
t_{PHHWH}	t_{PHS}	RP# V_{HH} Setup to WE# Going High	6, 8	200		ns
t_{VPWH}	t_{VPS}	V_{PP} Setup to WE# Going High	5, 8	200		ns
t_{AVWH}	t_{AS}	Address Setup to WE# Going High	3	95		ns
t_{DVWH}	t_{DS}	Data Setup to WE# Going High	4	100		ns
t_{WLWH}	t_{WP}	WE# Pulse Width		100		ns
t_{WHDX}	t_{DH}	Data Hold from WE# High WE# High	4	0		ns
t_{WHAX}	t_{AH}	Address Hold from WE# High	3	10		ns
t_{WHEH}	t_{CH}	CE# Hold from WE# High		10		ns
t_{WHWL}	t_{WPH}	WE# Pulse Width High		50		ns
t_{WHQV1}		Duration of Word/Byte Programming Operation	2, 5, 6	6		µs
t_{WHQV2}		Duration of Erase Operation (Boot)	2, 5, 6	0.3		s
t_{WHQV3}		Duration of Erase Operation (Parameter)	2, 5, 6	0.3		s
t_{WHQV4}		Duration of Erase Operation (Main)	2, 5, 6	0.6		s
t_{QWL}	t_{VPH}	V_{PP} Hold from Valid SRD	5, 8	0		ns
t_{QVPH}	t_{PHH}	RP# V_{HH} Hold from Valid SRD	6, 8	0		ns
t_{PHBR}		Boot-Block Relock Delay	7, 8		200	ns

NOTES:
1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during Read Mode.
2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
3. Refer to command definition table for valid A_{IN}.
4. Refer to command definition table for valid D_{IN}.
5. Program/Erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
6. For Boot Block Program/Erase, PWD# should be held at V_{HH} until operation completes successfully.
7. Time t_{PHBR} is required for successful relocking of the Boot Block.
8. Sampled but not 100% tested.

PRELIMINARY

BLOCK ERASE AND BYTE/WORD WRITE PERFORMANCE V_{CC} = 3.3V ±0.3V, 5.0V ±10%

Parameter	Notes	28F400BX-L150 28F004BX-L150			Unit
		Min	Typ[1]	Max	
Boot/Parameter Block Erase Time	2		2.0	8.6	s
Main Block Erase Time	2		3.4	17.0	s
Main Block Byte Program Time	2		1.4	5.3	s
Main Blok Word Program Time	2		0.7	2.7	s

NOTES:
1. 25°C, 12.0V V_{PP}.
2. Excludes System-Level Overhead.

.

4

Figure 18. A.C. Waveforms for Write and Erase Operations (WE#-Controlled Writes)

PRELIMINARY

## A.C. CHARACTERISTICS FOR CE#-CONTROLLED WRITE OPERATIONS

$V_{CC} = 3.3V \pm 0.3V$, $5.0V \pm 10\%$

Versions				Notes	28F400BX-L150 28F004BX-L150		Unit
Symbol		Parameter		Notes	Min	Max	
t_{AVAV}	t_{WC}	Write Cycle Time			150		ns
t_{PHEL}	t_{PS}	RP# High Recovery to CE# Going Low			1.0		μs
t_{WLEL}	t_{WS}	WE# Setup to CE# Going Low			0		ns
t_{PHHEH}	t_{PHS}	RP# V_{HH} Setup to CE# Going High		6, 8	200		ns
t_{VPEH}	t_{VPS}	V_{PP} Setup to CE# Going High		5, 8	200		ns
t_{AVEH}	t_{AS}	Address Setup to CE# Going High		3	95		ns
t_{DVEH}	t_{DS}	Data Setup to CE# Going High		4	100		ns
t_{ELEH}	t_{CP}	CE# Pulse Width			100		ns
t_{EHDX}	t_{DH}	Data Hold from CE# High		4	0		ns
t_{EHAX}	t_{AH}	Address Hold from CE# High		3	10		ns
t_{EHWH}	t_{WH}	WE# Hold from CE# High			10		ns
t_{EHEL}	t_{CPH}	CE# Pulse Width High			50		ns
t_{EHQV1}		Duration of Programming Operation Word/Byte		2, 5, 6	6		μs
t_{EHQV2}		Duration of Erase Operation (Boot)		2, 5, 6	0.3		s
t_{EHQV3}		Duration of Erase Operation (Parameter)		2, 5, 6	0.3		s
t_{EHQV4}		Duration of Erase Operation (Main)		2, 5, 6	0.6		s
t_{QWL}	t_{VPH}	V_{PP} Hold from Valid SRD		5, 8	0		ns
t_{QVPH}	t_{PPH}	RP# V_{HH} Hold from Valid SRD		6, 8	0		ns
t_{PHBR}		Boot-Block Relock Delay		7, 8		200	ns

4

NOTES:
1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE# and WE# in systems where CE# defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be measured relative to the CE# waveform.
2, 3, 4, 5, 6, 7, 8. Refer to A.C. Characteristics for WE#-Controlled Write operations.
9. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during Read Mode.

Figure 19. Alternate A.C. Waveforms for Write and Erase Operations (CE≠-Controlled Writes)

PRELIMINARY

ORDERING INFORMATION

| E | 2 | 8 | F | 4 | 0 | 0 | B | X | – | L | 1 | 5 | 0 |

PACKAGE
E = STANDARD 56 LEAD TSOP
PA = 44 LEAD PSOP

ACCESS SPEED (ns)
150 ns

290450–21

VALID COMBINATIONS:
E28F400BX-L150   PA28F400BX-L150

| E | 2 | 8 | F | 0 | 0 | 4 | B | X | – | L | 1 | 5 | 0 |

PACKAGE
E = STANDARD 40 LEAD TSOP

ACCESS SPEED (ns)
150 ns

290450–22

VALID COMBINATIONS:
E28F004BX-L150

ADDITIONAL INFORMATION	**Order Number**
28F200BX/28F002BX Data Sheet	290448
28F200BXL/28F002BXL Data Sheet	290449
28F400BX/28F004BX Data Sheet	290451
AP-363 "Extended Flash BIOS Design for Portable Computers"	292098
AP-357 "Power Supply Solutions for Flash Memory	292092
ER-28 "ETOX-III Flash Memory Technology"	294012
ER-29 "The Intel 2/4-Mbit Boot Block Flash Memory Family"	294013

REVISION HISTORY

Number	Description
-001	Original Version
-002	Modified BYTE# Timing Waveforms Modified t_{DVWH} parameter for AC Characteristics for Write Operations
-003	$\overline{PWD}$ renamed to RP# for JEDEC standarization compatibility. Combined V_{CC} Read Current for 28F400BX-L Word-Wide and Byte-Wide Mode and 28F004BX-L Byte Wide Mode in DC Characteristics tables. Changed I_{PPS} current spec from $\pm 10 \mu A$ to $\pm 15 \mu A$ in DC Characteristics table. Added Boot Block Unlock current spec in DC Characteristics tables. Improved t_{PWH} spec to 600 ns (was 700 ns). Changed I_{CCR} maximum spec from 20 mA to 25 mA, and added 15 mA typical spec in DC Characteristics Table.

4