3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

IDT71V416VS IDT71V416VL

Features

- 256K x 16 advanced high-speed CMOS Static RAM
- ◆ JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times
 - Commercial and Industrial: 10/12/15ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
 - Single 3.3V power supply
 - Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as $256K \times 16$. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mmpackage.

Functional Block Diagram



SEPTEMBER 2004

Pin Configurations - SOJ/TSOP



6478 drw 02

*Pin 28 can either be a NC or connected to Vss

Top View

Pin Descriptions

A0 - A17	Address Inputs	Input		
cs	Chip Select	Input		
WE	Write Enable	Input		
ŌĒ	Output Enable	Input		
BHE	HE High Byte Enable			
BLE	Low Byte Enable	Input		
I/O0 - I/O15	Data Input/Output	VO		
VDD	3.3V Power	Pwr		
Vss	Ground	Gnd		

6478 tbl 01

Pin Configurations - 48 BGA

	1	2	3	4	5	6
Α	BLE	ŌĒ	Ao	A 1	A2	NC
В	I/O ₀	BHE	A 3	A 4	<u>cs</u>	I/O8
С	I/O ₁	I/O ₂	A 5	A 6	I /O10	I/O ₉
D	Vss	I/O3	A 17	A 7	VO11	VDD
Ε	VDD	I/O4	NC	A 16	V O12	Vss
F	I/O6	I/O ₅	A 14	A 15	I /O13	I/O14
G	V O7	NC	A 12	A 13	WE	I/O ₁₅
Н	NC	A 8	А9	A 10	A 11	NC

6478 tbl 11

SOJ Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	8	pF

6478 tbl 02

48 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

6478 tbl 02b

This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1	W
Іоит	DC Output Current	50	mA

6478 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may www.Dar cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

6478 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	S Ground		0	0	V
VIH	Input High Voltage	2.0		V _{DD} +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	_	0.8	٧

- 1. VIH (max) = VDD + 1.0V a.c. (pulse width less than tcyc/2) for $I \le 20$ mA, once
- 2. VIL (min) = -1.0V a.c. (pulse width less than tcyc/2) for I \leq 20 mA, once per cycle.

Truth Table⁽¹⁾

<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Χ	Х	Н	Н	High-Z	High-Z	Outputs Disabled

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

6478 tbl 03

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT7	1V416	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = Vss to Vdd	_	5	μΑ
lLO	Output Leakage Current	VDD = Max., $\overline{\text{CS}}$ = VIH, VOUT = VSS to VDD	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	Юн = -4mA, VDD = Min.	2.4	_	V

6478 tbl 07

DC Electrical Characteristics(1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

			71V416S/L10		6S/L10	71V416S/L12		71V416S/L15			
/. C	ataSheet4l	J.com Parameter			Com'l.	Ind. ⁽⁵⁾	Com'l.	Ind.	Com'l.	Ind.	Unit
	lcc		S	Max.	200	200	180	180	170	170	mA
				Max.	180	_	170	170	160	160	
			L	Typ. ⁽³⁾	90	_	80	1	70	1	
	lsB	Dynamic Standby Power Supply Current $\overline{CS} \geq VHC$, Outputs Open, $VDD = Max$., $f = fmax^{(4)}$	S	Max.	70	70	60	60	50	50	mA
		CS \geq VHC, Outputs Open, VDD = Max., f = fMax ⁽⁴⁾	L	Max.	50	_	45	45	40	40	
	ISB1	Full Standby Power Supply Current (static)	S	Max.	20	20	20	20	20	20	mA
		$\overline{\text{CS}} \ge \text{VHC}$, Outputs Open, $\text{Vdd} = \text{Max.}$, $f = 0^{(4)}$	L	Max.	10	_	10	10	10	10	

NOTES

www

6478 tbl 08

- 1. All values are maximum guaranteed values, except the typical values.
- 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).
- 3. Typical values are measured at 3.3V, 25°C and with equal read and write cycles. This parameter is guaranteed by device characterization, but not production tested.
- 4. fMAX = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.
- 5. Standard power 10ns (S10) speed grade only.

AC Test Loads





Figure 1. AC Test Load



CAPACITANCE (pF) 6478 dw 0
Figure 3. Output Capacitive Derating




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

6478 tbl 09

AC Electrical Characteristics


(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		71V416	SS/L10 ⁽²⁾	71V416S/L12		71V416S/L15		
Symbol			Max.	Min.	Max.	Min.	Max.	Un
READ CYCLE								
trc	Read Cycle Time	10	_	12	_	15	_	ns
taa	Address Access Time	_	10	_	12	_	15	ns
tacs	Chip Select Access Time		10	_	12	_	15	n:
tcLz ⁽¹⁾	Chip Select Low to Output in Low-Z	4	_	4	_	4	_	n:
tcHz ⁽¹⁾	Chip Select High to Output in High-Z	_	5	_	6	_	7	n:
toe	Output Enable Low to Output Valid	_	5	_	6	_	7	n:
otoloji 10LZijheet4U	Output Enable Low to Output in Low-Z	0	_	0	_	0		n
tohz ⁽¹⁾	Output Enable High to Output in High-Z	_	5	_	6	_	7	n
tон	Output Hold from Address Change	4	_	4		4		n
tBE	Byte Enable Low to Output Valid	_	5	_	6	_	7	n
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	_	0	_	0		n
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	_	5	_	6	_	7	n
WRITE CYCLE	<u> </u>							
twc	Write Cycle Time	10	_	12	_	15	_	n
taw	Address Valid to End of Write	8	_	8	_	10	_	n
tcw	Chip Select Low to End of Write	8	_	8	_	10	_	n
tBW	Byte Enable Low to End of Write	8	_	8	_	10	_	n
tas	Address Set-up Time	0	_	0		0		n
twr	Address Hold from End of Write	0	_	0	_	0	_	n
twp	Write Pulse Width	8	_	8	_	10		n
tow	Data Valid to End of Write	5	_	6	_	7		n
tон	Data Hold Time	0	_	0	_	0		n
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3		3		n
twhz ⁽¹⁾	Write Enable Low to Output in High-Z		6		7		7	n

6478 tbl 10

- 1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 2. Low power 10ns (L10) speed 0°C to +70°C temperature range only.


Timing Waveform of Read Cycle No. 1(1,2,3)



- WE is HIGH for Read Cycle.
 Device is continuously selected, S is LOW.
- 3. $\overline{\text{OE}}$, $\overline{\text{BHE}}$, and $\overline{\text{BLE}}$ are LOW.

6478 drw 07


Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$, $\overline{\text{BHE}}$, or $\overline{\text{BLE}}$ transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,3)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,3)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. During this period, I/O pins are in the output state, and input signals must not be applied.
- 3. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.

Ordering Information



^{*} Commercial only for low power 10ns (L10) speed grade.

6478 drw 11a

Datasheet Document History

09/30/04

Released datasheet

www.DataSheet4U.com



for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726

The IDT logo is a registered trademark of Integrated Device Technology, Inc.