HD63310R

Smart Dual Port RAM (S-DPRAM)

Description

Driven by the declining costs of VLSI CPUs, new multiprocessing and parallel-processing architectures are being explored to break the performance barrier of single CPU designs. A critical factor for multiprocessor performance is the choice of the communication mechanism between CPUs. A poorly designed communication scheme can destroy the potential for a multiprocessor design since message passing overhead can quickly offset the performance advantage of multiple CPUs.


An HD63310R S-DPRAM acts as a communication link between two CPUs. Thus, it replaces older, less flexible communication schemes such as parallel ports and FIFO ICs.

Programmable operating mode and bus interface tailor the S-DPRAM for a wide variety of multiprocessor system designs using industry standard MPUs.


Features

- 1024-byte data buffer with dual ports
 —Configurable as a RAM (DPRAM mode) or two FIFOs (FIFO mode)
- Asynchronous bus operation on each port
- Programmable bus interface
 - Each bus configurable as a multiplexed or non-multiplexed address and data bus.
- Built-in programmable registers
 - 8 semaphore registers for multiprocessing applications, 32 user-definable registers
- Programmable outputs
 - —Interrupt outputs
 - -FIFO status (full empty, etc) outputs
- High speed operation and low power dissipation 2-μm CMOS circuit
- Single + 5V power supply

Pin Arrangement



System Block Diagram



Pin Description

Symbol	Pin Number	Name	I/O
Vcc	1	Power supply	
Vss	16, 33	Ground	
RESET	48	Reset	1
A ₀ -A ₅ (A) A ₀ -A ₅ (B)	2-7 47-42	Address bus	ı
AD ₀ -AD ₇ (A) AD ₀ -AD ₇ (B)	17-24 32-25	Address/data bus	1/0
A ₆ /A ₈ /FRQ ₀ (A) A ₆ /A ₈ /FRQ ₀ (B)	8 41	Multipurpose line (1): Address bit 6/8, FIFO data request 0	1/0
A ₇ /A ₉ / <u>FRQ₁</u> (A) A ₇ /A ₉ / <u>FRQ₁</u> (B)	9 40	Multipurpose line (2): Address bit 7/9, FIFO data request 1	1/0
A ₈ /AS (A) A ₈ /AS (B)	10 39	Multipurpose line (3): Address bit 8, Address strobe	j
RS (A/B)	11, 38	Register select	1
RDS (A/B)	12, 37	Read strobe	1
WRS (A/B)	13, 36	Write strobe	I
READY (A/B)	14, 35	Ready	
IRQ(A/B)	15, 34	Interrupt request	0

Pin Function

This section describes the input and output signals. As shown in "Pin Arrangement", the S-DPRAM has two data ports (designated port A and port B). Identical interface signals are provided for each port except V_{SS}, V_{CC}, and RESET which are common to the chip. An "(A)" or a "(B)" after a signal name designates a port A or port B signal.

Power Supply (Vcc)

 V_{CC} is the +5 V \pm 5% power supply.

Ground (Vss)

V_{SS} is the signal and power ground.

Reset (RESET)

RESET places all the registers of the S-

DPRAM in the initial state when asserted (refer to "Register Description" for details). This function is designated a hardware reset, as distinguished from a software reset which can be performed by a program. Active low.

Address Bus $(A_0(A)-A_5(A), A_0(B)-A_5(B))$

 A_0-A_5 are the lower 6-bit address input pins when the I/O bus is configured as non-multiplexed. They should be connected to V_{SS} when the I/O bus is configured as multiplexed. (A CNFG register is selected by the address input 0)

During a RAM access, these lines, together with the A_6 , A_7 , A_8 address inputs and internal bank select bit, address one of the 1024 RAM bytes (in DPRAM mode).

Table 1. Address and Data Assignment for Each Operating Mode

a	DPRA	Read/Write M Mode Addressing)		Vi Mode ddressing)	FIFO Mode			
Signal Name	Non-mult.	Mult.	Non-mult.	Mult.	Non-mult.	Mult. Not used		
Address bus A ₀ -A ₅	A ₀ -A ₅	Not used	A ₀ -A ₅	Not used	A ₀ -A ₅			
Address/ data bus AD ₀ -AD ₇	Data D ₀ -D ₇	Address A ₀ -A ₇ Data D ₀ -D ₇	D ₀ -D ₇	A ₀ -A ₇ D ₀ -D ₇	D ₀ -D ₇	A ₀ -A ₅ D ₀ -D ₇		
Multi- purpose line (1) A ₆ /A ₈ /FRQ ₀	No	t used	A ₆	A ₈	FF	RQ ₀		
Multi- purpose line (2) A ₇ /A ₉ /FRQ ₁	No	t used	Α ₇	A ₉	FF	RQ ₁		
Multi- purpose line (3) A ₈ /AS	Not used	ĀS	A ₈	ĀS	Not used	ĀŚ		

Notes: 1. Non-mult. I/O bus is configured as non-multiplexed.

Mult. I/O bus is configured as multiplexed address and data bus.

OHITACHI

A hardware reset places the S-DPRAM in DPRAM mode, and defines the I/O bus as non-multiplexed. The operation mode can be altered by setting the internal CNFG register as required.

During a register access, these lines select one of the 62 internal registers.

Address/Data Bus $(AD_0(A)-AD_7(A), AD_0(B)-AD_7(B))$

AD₀—AD₇ are the input/output pins for the data bus when the I/O bus is configured as non-multiplexed. They are the input pins for the lower 8-bit address, and input/output pins for data when the I/O bus is configured as multiplexed. Three-state.

 $\begin{array}{lll} & \textbf{Multipurpose} & \textbf{Lines} & (\textbf{A}_6(\textbf{A})/\textbf{A}_8(\textbf{A})/\overline{\textbf{FRQ}_0} \\ & (\textbf{A}), & \textbf{A}_6(\textbf{B})/\textbf{A}_8(\textbf{B})/\overline{\textbf{FRQ}_0}(\textbf{B}), & \textbf{A}_7(\textbf{A})/\textbf{A}_9(\textbf{A})/\overline{\textbf{FRQ}_1}(\textbf{A}), & \textbf{A}_7(\textbf{B})/\textbf{A}_9(\textbf{B})/\overline{\textbf{FRQ}_1}(\textbf{B}), & \textbf{A}_8(\textbf{A})/\overline{\textbf{AS}} \\ & (\textbf{A}), & \textbf{A}_8(\textbf{B})/\overline{\textbf{AS}}(\textbf{B})) \end{array}$

The function of the multipurpose lines varies according to the operation mode of the S-DPRAM (table 1). These functions are as follows.

 A_6-A_8 or A_8 , A_9 Address Bit (Upper): The A_6-A_8 upper address inputs are used together with A_0-A_5 for RAM addressing (in DPRAM mode), when the I/O bus is configured as non-multiplexed. Since only 512 bytes can be addressed by the address pins, the upper or lower 512 RAM bytes should be selected by the bank select bits (bit 0 or 1) of the CMD register.

When the I/O bus is configured as multiplexed, RAM addressing utilizes A_8 and A_9 as the input pins for the upper address bits, along with lower address bits A_0-A_7 .

Address Strobe (\overline{AS}): \overline{AS} latches the address A_0-A_7 on the address/data bus AD_0-AD_7 when the I/O bus is configured as a multiplexed bus. The address presented on AD_0-AD_7 pins is latched at the rising edge of \overline{AS} . Active low.

FIFO Data Request (FRQ₀, FRQ₁): The FRQ_0/FRQ_1 active low outputs represent the state of a programmable FIFO threshold: FIFO 0/1 full, empty, not full, or not empty. The operation of these signals are controlled by the internal FRC (FIFO request control) register. Active low.

Register Select (RS(A), RS(B))

RS indicates whether the address specified during the current read/write operation refers to a RAM byte or an internal register. If RS is asserted high, then the address refers to one of the internal registers. If RS is low the address refers to a RAM byte.

Read Strobe (RDS(A), RDS(B))

 \overline{RDS} selects the S-DPRAM for a read transaction. Whenever \overline{RDS} is asserted low the data from the addressed internal register or RAM location is transferred to the data bus. In case of simultaneous transfer requests from both ports, the internal arbiter determines the order in which the requests are serviced at the falling edge of \overline{RDS} . Active low.

Write Strobe (WRS(A), WRS(B))

WRS selects the S-DPRAM for a write transaction. Whenever WRS is asserted low, a write access to an internal register or RAM is initiated. Write transactions are bufferred. The data is temporarily latched into the buffer register upon negation of WRS. It is subsequently written into the specified internal register or RAM, using the internal clock timing. Active low.

In case of simultaneous transfer requests from both ports, the internal arbiter determines the order in which the requests are serviced. (Detailed explanations are shown in the paragraph "Arbitration (Hardware)".)

Ready (READY(A), READY(B))

READY reports the successful acceptance of the RDS (or WRS) signal to the MPU. After its assertion, RDS (or WRS) must be kept low for a minimum period specified in the bus timing characteristics in order to assure a proper completion of internal processing. Active low.

Interrupt Request (IRQ (A), IRQ (B))

The $\overline{\text{IRO}}$ open-drain output is asserted low when at least one bit of the AND of the corresponding bits of a port's ISRC and IEN register is set to 1. Active low, open drain.

HD63310R

Comparison between HD63310 and HD63310R

The HD63310R is an advanced R version of the HD63310, characterized by the following features: FIFO status operation error has been corrected (already reported by Hitachi Microcomputer Technical Update, TN-PSY- 503A), some limitations have been eliminated, and noise resistance has been improved (noise caused by undefined read data has been removed). Table 2 shows a comparison between the HD63310 and HD63310R.

Table 2. HD63310R and HD63310

Item		HD63310RP20	HD63310P20
FCR register	In DPRAM mode	Read/write accessible	Write invalid, read as 0
	In FIFO mode	Read/write accessible	Read/write accessible
FRQ output timing characteristics	No. 32; FRQ negation delay time (at write access)	t _{FNLW} = 150 ns	t _{FNLW} = 300 ns
FRQ output timing specification (FRQ timing at write access in level mode) [type 1]		FRQ is negated at the rising edge of WRS WRS FRQ	FRQ is negated at the fall- ing edge of WRS WRS FRQ
FRQ output timing item	FRQ timing at write access in pulse mode [type 1]	No. 35; FRQ negation delay time; t _{FNPW} = 250 ns	No. 32; FRQ negation delay time; t _{FNLW} = 300 ns
	FRQ timing at read access in pulse mode	No. 38; FRQ negation delay time; t _{FNPR} =300 ns	No. 34; FRQ negation delay time; t _{FNLR} =300 ns
Notes	limitations on ISRC register	Removed	Remain

Note: In FIFO operation, the HD63310R is not compatible with the HD63310 in order to improve the FIFO contention error (at enpty condition). Therefore some changes in the circuit are required around the FRQ signals.

Block Diagram

The S-DPRAM consists of 1024 bytes of static

RAM and 32 bytes of register. See figure 1.




Figure 1. Block Diagram

OHITACHI

Register Description

The operation of the S-DPRAM is controlled, as well as monitored, by a number of on-chip user-accessible registers. Some of these registers are shared by both ports, while others are for exclusive use of each port. The CNFG (configuration), REL (release/available), and PRAM (parameter) registers are shared by

both ports, while the rest of them are provided for each port. An "(A)" or a "(B)" after a register name indicates a port A or port B register respectively. The internal register configuration is shown in figure 2, and their bit definition is in table 3.

Table 3. Internal Register: Bit Configuration and Operation

Add.	Reg.	1		Bit	Confi	igura	tion		ļ				Read/	Write	о Оре	ratio	n		
#	Name	7	6	5	4	3	2	1	0	Reset	7	6	5	4	3	2	1	0	Remarks
R00	CNFG	ABUS	BBUS		RCFG		0	F1D	FOD	00			R/W			0	R/	W	Common SCR
R01	CMD	AP1	APO	RST	0	0	0			00 (Note1)	R/	W	RO /W	0	0	0	R/	w	SCR
R02	IEN	ENA7	ENA6	ENA5	ENA4	ENA3	ENA2	ENA1	ENAO	00				R.	w				SCR
R03	ISRC	ATT1	ATT0	RELE	FERR	F1F	F1E	FOF	FOE	00 (Note1)					V1C				SCR
R04	STS (A/B)	IRQ	FRQ1	FRQO	FERR	F1F	F1E	FOF B1EN	FOE BOEN	01					R				
R05	ARB (A/B)				P	ID	-			00				RΛ	WID				
R06	AQR (A/B)	OWN7	OWN6	OWN5	OWN4	оwиз	OWN2	OWN1	OWN0	00				R/W (Note 2)			
R07	REL	AVL7	AVL6	AVL5	AVL4	AVL3	AVL2	AVL1	AVL0	FF				R/W (Note 2)			Common
R08	PA/BDR0				D ₇ -	- D ₀				un- defined				R.	w				
R09	PA/BDR1				D ₇ -	- D ₀				un- defined				R	w				
ROA	FRC (A/B)	0	FR1E	FR1T	FR1M	0	FROE	FROT	FROM	00	0		R/W		0		R/W		SCR
ROB	SCFE (A/B)	CNT1	DEC1	CNTO	DECO	F10	F1U	F00	FOU	00		F	/W				R		SCR
POC	PA/BAR(Α7-	-A ₀	•			00				Ř.	w				
POD	PA/BAR(REG	0	0	0	0	0	A ₉	A8	00	R/W	0	0	0	0	0	R,	w	
POE	PA/BAR*				Α7	- A ₀				00				R	w				-
POF	DA /DAD	REG	0	0	0	0	0	Ag	A ₈	00	R/W	0	0	0	0	0	R	w	
R1C	PRAM				PR	AM			•	un- defined				R	w				

Notes: 1. 00 at a hardware reset state.

At a software reset state, bits 7 and 6 are preserved, while the rest are cleared.

2. Semaphore bits to prevent access contention. OWN0-OWN7 and AVL0-AVL7 are related to each other.

3. R/W ———— Read/write W1C ————— Write 1 to clear

3. Ħ/W ——— Read/write
R ——— Read only
RO ——— Read as 0 only

WID — Write ID code to set if 0
O Not used; write invalid; read as 0 only

SCR - Special Control Register

COMMON - Shared register

OHITACHI

905

When the S-DPRAM is in DPRAM mode, its indirect addressing capability allows both internal registers and the on-chip RAM to be accessed using address register PA/BAR0 or PA/BAR1 as an address pointer. The value stored in PA/BAR0 will be used as an indirect address whenever a read or write operation is performed through a port's data register PA/BDR0. Similarly, the value contained in PA/BAR1 will be used as an indirect address whenever a read or write operation is performed through a port's data register PA/BDR1.

Using indirect addressing, it is possible to access from port A the registers belonging to port B, and vice versa. The indirect address values 30-3F are reserved for accessing the opposite port's registers. Table 3 summarizes the direct and indirect address allocation for S-DPRAM's internal registers.

In FIFO mode, the indirect addressing is disabled because the address registers are utilized for FIFO control. The opposite port's registers, therefore, are not accessible in this mode.




Figure 2. Internal Register Configuration

Table 4. Register Map and Address (In DPRAM mode)

Address	Port A	D	ı	Port B	D	ı.
00 0 F	Control Register (A)	0	0	Control Register (B)	0	0
10 2F	Parameter Register	0	0	Parameter Register	0	0
30 3F	Control Register (B)	×	0	Control Register (A)	×	0

Notes: 1. D: Direct addressing mode

- O: Accessible
- t: Indirect addressing mode x: Not accessible
- 2. Address inputs A₆-A₉ are not used for register access. Therefore addresses above 40 are the same as addresses 00-3F.

(C) HITACHI

Configuration Register (CNFG)

The contents of the CNFG register (figure 3) should be defined after a reset, before any other register is accessed.

The ABUS and BBUS respectively define bus A and bus B to be either non-multiplexed or multiplexed address and data buses. The RCFG field defines the on-chip RAM either as DPRAM or as two FIFOs. The F1D/F0D define

the data transfer direction between FIFO 1 and FIFO 0 and the data ports. F1D/F0D are not used (ineffective) when the S-DPRAM is set in DPRAM mode by the RCFG.

After a reset, both ports are set in DPRAM mode with the I/O bus configured as non-multiplexed (ABUS=0, BBUS=0, RCFG=000). CNFG is a shared register accessible from both ports.




Figure 3. Configuration Register

Command Register (CMD(A), CMD(B))

Writing to a CMD register (figure 4) causes the commands corresponding to the bits set to 1 to be executed. The previous data in the CMD register does not affect the operation. For example, if the data in a bit is 1, writing a 1 to that bit still accesses the corresponding command.

The AP1 and AP0 bits perform interport communication. Writing a 1 to these bits sets

bits ATT1 or ATT0 of the ISRC register of the opposite port, reporting a transaction request to that port.

The RST bit places the S-DPRAM in the software reset state. The software reset is slightly different from the hardware reset caused by asserting the RESET pin. Refer to "Reset Operation" for details.

The functions of bits 0 and 1 of the CMD register vary depending on the S-DPRAM



5

operating mode. In FIFO mode, they function as F1FL and F0FL, which initialize the FIFOs. Writing a 1 to F1FL/F0FL causes the following operations:

- Sets F1E/F0E=1 and F1F/F0F=0 in the STS registers of both ports
- Sets F10/F00=0 and F1U/F0U=0 in the SCFE registers of both ports
- Sets F1E/F0E=1 in ISRC registers of both ports
- 4. Flushes FIFO 1/0 (initializes FIFO top and bottom pointers)

In DPRAM mode, they function as B1SL and B0SL, which select the upper or lower 512

bytes of RAM. Setting B1SL to 1 selects the upper 512-byte bank (bank 1). This sets B1EN = 1 in the STS register. Setting B0SL to 1 selects the lower 512-byte bank (bank 0). This sets B0EN = 1 in the STS register. If an attempt is made to set both B1SL and B0SL to 1, B1SL will be set to 0 and B0SL will be set to 1, selecting the bank 0. These bits are only used for direct addressing with a non-multiplexed I/O bus. In the multiplexed mode, the A₉ signal selects the bank instead.

Writing a 0 to any bit of the CMD register clears that bit. Reading the CMD register returns the data that was most recently written into the register.

Table 5. 1024-Byte RAM Operation Mode and FIFO Size

RCFG	RCFG			FIFO Size		
bit5	bit4	bit3	RAM Op Mode	FIFO 1	FIFO 0	
0	0	0	DPRAM	_		
Ō	Ō	1	FIFO	0	1024	
Ō	1	0	FIFO	1024	0	
Ō	1	1	FIFO	512	512	
1	Ó	X	FIFO	256	768	
1	1	×	FIFO	768	256	

Notes: x: Don't care Unit: bytes




Figure 4. Command Register

Status Register (STS(A), STS(B))

The read-only STS register (figure 5) reports the operational status of the S-DPRAM. The IRQ bit displays the condition of the IRQ output terminal. FRQ1 and FRQ0 display internal signal conditions.

F1E and F0E (FIFO 1/0 empty) are set to 1 at FIFO 1/0 initialization.

FERR (FIFO error) is set when one of F1O, F1U, F0O, or F0U is set in the SCFE register:

FERR = F1O + F1U + F0O + F0U

(HITACHI




Figure 5. Status Register

Interrupt Source Register (ISRC(A), ISRC (B))

The ISRC register (figure 6) stores interrupt source information. The stored information is preserved regardless of FIFO, ATT, and RELE status change until the ISRC register is cleared. The interrupt request output IRQ is asserted when at least one bit of the AND of corresponding bits of IRSC and IEN registers is set to 1.

The ATT1 and ATT0 bits are set to 1 by a transaction request from the opposite port (AP1/AP0 of opposite port set).

RELE = 1 indicates that the shared resource semaphore of the opposite port has been released. This occurs when a bit of the REL

register has changed from 0 to 1 due to the opposite port writing a 1 into the AVL bit of the REL register.

The FERR bit indicates a condition such as FIFO overflow or underflow, the F1F, F1E, F0F, and F0E bits, indicate FIFO full and empty conditions. They are set when the corresponding bit in the STS goes from 0 to 1. These bits in the ISRC register retain their state until the register is cleared. In the STS register, they show the current status when they are read.

Writing a 1 into an ISRC register bit clears that bit. Writing a 0 into a bit has no effect.




Figure 6. Interrupt Source Register

Interrupt Enable Register

The IEN register (figure 7) masks interrupt conditions in the ISRC register.

The IRO signal is asserted when the AND of at least one pair of corresponding bits from IEN and ISRC is 1:

$$\begin{split} IRQ = & \text{ ATT1} \cdot \text{ENA7} + \text{ATT0} \cdot \text{ENA6} + \text{RELE} \cdot \\ & \text{ENA5} + \text{FERR} \cdot \text{ENA4} + \text{F1F} \cdot \text{ENA3} + \\ & \text{F1E} \cdot \text{ENA2} + \text{F0F} \cdot \text{ENA1} + \text{F0E} \cdot \text{ENA0} \end{split}$$

The IRQ bit of STS is also set when the IRQ signal is asserted.

Arbitration Register (ARB(A), ARB(B))

The ARB register (figure 8) provides a mechanism for multiple CPUs (or multiple processes on a single CPU) sharing a common port to arbitrate among themselves.

This register has a test-and-set hardware logic circuit, and allows system software to manage access to shared resources, including the S-DPRAM itself.

The ARB register access procedure is:

- The requesting processor writes its ID code into the register.
- The processor reads back the register. If it reads its own ID, its request has been accepted.
- 3. The processor makes the data transfer.
- 4. The processor releases the system resource by writing its ID into the register again.

Write Access: If the PID is 0, then ARB write access is allowed. if the PID is not 0:

- Writing data equal to the PID clears the PID.
- Writing data not equal to the PID does not change the PID.

Read Access: If the PID is equal to a processor's ID code, the system resource is owned by that processor. If the PID is not equal to a processor's ID code, the resource is owned by another processor. If the PID equals 0, the resource is free.




Figure 7. Interrupt Enable Register






Figure 8. Arbitration Register




Figure 8A. ARB Status Chart

Acquire Ownership Register (AQR(A), AQR(B))

The AQR register (figure 9) provides 8 semaphores to arbitrate for exclusive ownership of system resources shared between ports A and B. It is used in conjunction with the REL register. Each of the 8 bits, OWN7-OWN0, can represent ownership of a separate system resource. An AQR register is provided for each port.

A resource is acquired as follows:

- The requesting processor attempts to write a 1 into the bit corresponding to the desired shared resource.
- 2. The processor reads the bit back. A 1 indicates that the resource has been successfully acquired. A 0 indicates that the resource has already been acquired by a device on the opposite port. Successfully writing a 1 to an AQR bit simultaneously clears the bit in the same
- 3. The processor makes the data transfer.

position in the REL register.

4. The processor releases the resource by

writing a 1 to the corresponding bit of the REL register. The OWN bit in the AQR register will be cleared and the shared resource will be released to the system.

Write Access: An unsuccessful attempt to write a 1 to an OWN bit indicates that the opposite port has acquired ownership of the corresponding shared resource. A successful attempt indicates that the resource has been acquired. On acquisition, a 0 is simultaneously written into the corresponding AVL bit in the REL register.

Read Access: A read access must be performed after an attempt to write a 1 into a bit. Writing a 1 does not guarantee that the bit will be set. When the bit is read as 1, it indicates that the device connected to this port has acquired ownership of the system resource corresponding to the bit.

Once successfully set, the bit remains set until the corresponding bit in the REL register is set or a reset occurs. When the bit is read as 0, it indicates that the request for ownership has failed.




Figure 9. Acquire Ownership Register

Release Available Register (REL)

The REL register (figure 10), in conjunction with a port's AQR register, provides 8 semaphores for interport arbitration of system resources. The register is a bit-mapped summary of available system resources, and a mechanism for either port to release its acquired resources to the system. REL is a shared register accessible from both ports. AVL7-AVL0 correspond to OWN7-OWN0 of the AQR registers of each port.

When a port writes a 1 into a specific bit of the REL register, it releases the corresponding system resource, provided that it is owned by that port. A write access by the opposite port (which doesn't own the resource) causes no action. Successfully writing a 1 into an AVL bit simultaneously writes 0 the OWN bit of the AQR register of the port performing the write.

When the OWN bit is read as 1, it indicates that the corresponding system resource is available. Writing a 1 to an OWN bit of the AOR register simultaneously clears the cor-

responding AVL bit of the REL register.

The state transition diagram (figure 11) summarizes the relation between the REL register and the AQR registers of ports A and B.

Write Access: Writing a 1 into a bit releases the corresponding shared resource to the system. A port can set an AVL successfully only if the AOR register of that port has a 1 in the same bit position. A port successfully writing a 1 into an AVL bit clears the corresponding OWN bit in that port's AOR register. Writing a 0 has no effect. A transition from 1 to 0 in any bit of the REL register sets the RELE interrupt bit in the ISRC register.

Read Access: When a bit is read as 1, it indicates that the corresponding shared resource is available. The bit remains set until a 1 is written to the corresponding OWN bit of the AQR register. When a bit is read as 0, it indicates that the system resource has been acquired by either port A or port B.




Figure 10. Release/Available Register

(b) HITACHI




Figure 11. AQR, REL Register State Transition Diagram

Data Register (PADR0, PBDR0, PADR1, PBDR1)

Each port of the S-DPRAM has two data registers (figure 12). The data transferred through these registers depends on the S-DPRAM operating mode.

DPRAM Mode, Indirect Addressing Operation: An access to a port's data register in DPRAM mode results in an indirect access to the target register or RAM. If PADRO or PBDRO is accessed, the address will be supplied by PAARO or PBARO. If PADR1 or PBDR1 is accessed, the address will be supplied by PAAR1 or PBAR1 (table 6).

The opposite port's registers are also accessible in indirect addressing mode. This facilitates system status checking and more efficient data transfer. Also, in this mode the SCFE register can be defined to allow the

address register to increment by 1, decrement by 1, or remain unchanged after each indirect access.

FIFO Mode: During FIFO mode, accessing these registers transfers data to and from the two FIFOs. The data transfer direction is defined by bits F1D and F0D in the CNFG register.

PADR0 or PBDR0 transfer data between FIFO 0 and the corresponding port. Similarly PADR1 or PBDR1 transfer data between FIFO 1 and the corresponding port (table 7).

The RAM address for FIFO accesses is internally supplied from the port address registers PAARO, PBARO, PAARI, and PBAR1 (table 8). The registers are automatically incremented after each transfer. These registers should not be accessed in FIFO mode.



Table 6. Address Register Used as Pointer

Port	Accessed Data Register	Pointer Address Register
Port A	PADR 0	PAAR O
	PADR 1	PAAR 1
Port B	PBDR O	PBAR 0
	PBDR 1	PBAR 1

Table 7. FIFO 0/1 and Data Registers

Port	FIFO	Accessed Data Register
Port A	FIFO O	PADR 0
	FIFO 1	PADR 1
Port B	FIFO O	PBDR 0
	FIFO 1	PBDR 1

Table 8. Address Control in FIFO Mode

FIFO	Pointer	Address Register	
FIFO O	Bottom (read)	PAAR O	
	Top (write)	PBAR O	
FIFO 1	Bottom (read)	PAAR 1	
	Top (write)	PBAR 1	

Note: Top = Top of FIFO, address for write transaction Bottom = Bottom of FIFO, address for read transaction




Figure 12. Data Register

FIFO Request Control Register (FRC(A), FRC(B))

The FRC registers (figure 13) control the FIFO request output signals $\overline{FRO_1}$ and $\overline{FRO_0}$ in FIFO mode.

The FR1E and FR0E bits enable $\overline{FRQ_1}$ and $\overline{FRQ_0}$ outputs, respectively. The FR1T and FR0T bits define the assertion conditions of these signals (tables 9, 10).

The FR1M and FR0M bits specify whether $\overline{FRQ_1}$ and $\overline{FRQ_0}$ are asserted as <u>pulse</u> or <u>level</u> outputs. As a pulse output, a $\overline{FRQ_1}$ or $\overline{FRQ_0}$ pulse is asserted each time a FIFO bus transaction occurs in the specified direction, and is held for as long as the asserting condition remains true. As a level output, $\overline{FRQ_1}$ or $\overline{FRQ_0}$ level is held asserted as long as the asserting condition remains true. (See timing chart for details.)

Table 9. FRQ1 Assertion Condition

	Data Access		Assertion Condition					
F1D (CNFG Reg)		FR1T	Port A	Port B				
0	A: Read	1	FIFO 1 full	FIFO 1 empty				
	B: Write	0	FIFO 1 not empty	FIFO 1 not full				
1	A: Write	1	FIFO 1 empty	FIFO 1 full				
	B: Read	0	FIFO 1 not full	FIFO 1 not empty				

Table 10. FRO₀ Assertion Condition

	Data Access		Assertion Condition					
FOD (CNFG Reg)		FROT	Port A	Port B				
0	A: Read	1	FIFO O full	FIFO 0 empty				
	B: Write	0	FIFO 0 not empty	FIFO 0 not full				
1	A: Write	1	FIFO 0 empty	FIFO O full				
	B: Read	0	FIFO O not full	FIFO 0 not empty				




Figure 13. FIFO Request Control Register

OHITACHI

Sequence Control and FIFO Error Register (SCFE(A), SCFE(B))

The SCFE register (figure 14) has 4 bits for address register control, and 4 bits for FIFO error indication.

The upper 4 bits (CNT1, DEC1, CNT0, DEC0)

control the corresponding address register count. If CNT1/CNT0 = 0, the address register will not change after access to the corresponding data register. If CNT1/CNT0 = 1, the address register will decrement by when DEC1/DEC0 = 1 or increment by 1 when DEC1/DEC0 = 0 (table 11).

Table 11. Address Register Count Control (DPRAM-Indirect Addressing Mode)

Accessed Data Register	CNT0		ess Regis Countin		CNT1	DEC1
PADR1/PBDR1	PAAR1/PBAR1	0	×	×	x	+ 0
		1	0	x	×	+ 1
		1	1	x	×	- 1
PADRO/PBDRO	PAARO/PBARO	x	×	0	x	+ 0
		×	x	1	0	+ 1
		×	×	1	1	- 1

Note: x = Don't care




Figure 14. Sequence Control and FIFO Error Register

(HITACHI

The lower 4 bits (F10, F1U, F00, F0U) indicate FIFO 1/0 overflow and underflow errors. After these errors are detected, the FIFO must be initialized using the F0FL and F1FL bits of the CMD register. These bits remain set until the FIFO is initialized until a reset occurs.

Address Register (PAARO, PBARO, PAAR1, PBAR1)

The S-PDRAM has two address registers (figure 15) for each port. These registers specify the RAM or register address during

indirect addressing in DPRAM mode. The automatic address count is controlled by the CNT1, DEC1, CNT0, and DEC0 bits of the SCFE registers. In FIFO mode, these registers are used as the read/write pointers, and cannot be accessed externally.

Parameter Registers (PRAM31-PRAM0)

The 32-byte PRAM registers PRAM31-PRAM0 (figure 16) are user definable registers. They can be used for passing parameters between ports, or for extra storage space. These registers are shared by both ports.




Figure 15. Address Register




Figure 16. Parameter Register

OHITACHI

Reset

Figures 17 and 18 show the procedure for driving the S-DPRAM after reset.




Figure 17. S-DPRAM Setup




Figure 18. S-DPRAM Driving Procedure

(HITACHI

The S-DPRAM performs two types of reset operations: hardware reset due to an external signal assertion and software reset due to a command setting (table 12).

- Hardware reset: Asserting the RESET input places the S-DPRAM into the initial state. Hardware reset is used for system initialization such as power-on reset, and must be performed after applying power.
- Software reset: Writing a 1 into the RST bit of the CMD register of either port initializes the device. Software reset does

not affect the interrupt flags (AP1 and AP0 of CMD register or ATT1 and ATT0 of ISRC register).

Owing to this architecture, the S-DPRAM can recognize an interrupt request from the opposite port even after reset.

The S-DPRAM is set to the status shown intable 12 after initialization, and is therefore operable immediately after reset in a normal interface system.

Bus Interface

Each port's I/O bus can be configured as a non-multiplexed or multiplexed address and data bus. Non-multiplexed mode is selected when ABUS/BBUS bit of the CNFG register is set to 0, and multiplexed mode when it is 1. In the bus connection example of figure 19, port A is configured as a non-multiplexed bus and port B as a multiplexed bus.

In multiplexed mode, the lower address is input via address data pins AD_0 - AD_7 . Therefore, address pins A_0 - A_5 of A_0 - A_7 are left

unused. A_6 and A_7 , which are multipurpose lines, are switched to A_8 and A_9 and used as input pins for the upper address. It should be noted that the unused A_0 - A_5 must be connected to GND. Since the S-DPRAM is set to non-multiplexed mode after initialization, the CNFG register must be accessed first to have the I/O bus multiplexed. If A_0 - A_5 are set to 0 by connecting them to GND, the CNFG register at register address 00 is automatically selected by asserting \overline{WRS} or \overline{RDS} . Therefore, RS must be set high.

Table 12. S-DPRAM Status After Reset

ltem	Status							
Internal register	Refer to table 3 "Internal Register: Bit Configuration and Operation" Not affected							
RAM								
FIFO status flags		Empty	Full	Underflow	Overflow			
	FIFO1	0	0	0	0	Not Empty and		
	FIFOO	0	0	0	0	Not Full		
(both ports)	Multipurpose line (1): A ₆ , Multipurpose line (2): A ₇ , Multipurpose line (3): A ₈ , Data bus AD ₀ -AD ₇ : high impedance IRQ: high impedance READY: high level							
Operation mode	peration mode Mode: DPRAM mode Bus interface: non-multiplexed bus Access method: direct addressing method (bank = 0)							




Figure 19. Bus Connection Example

Operation Mode

Two types of operation modes can be programmed in the S-DPRAM: DPRAM mode and FIFO mode. DPRAM mode is selected when the RCFG field of the CNFG register is 000, and FIFO mode when it is other than 000.

(See table 5 "1024-Byte RAM Operation Mode and FIFO Size".) Please note that the registers may have various functions depending on the operation mode. Table 13 shows the bit configuration of registers in each mode.

Table 13. Bit Configuration of Internal Registers

DPRAM mode (RCFG = 000)

	Register	gister Bit configuration								
Address	name	7	6	5	4	3	2	1	0	
R00	CNFG	ABUS	BBUS		RCFG		0	_		
R01	CMD	AP1	APO	RST	0	0	0	_		
								B1SL	BOSL	
R02	IEN	ENA7	ENA6	ENA5	ENA4	ENA3	ENA2	ENA1	ENAO	
R03	ISRC	ATT1	ATTO	RELE	_	_	_		_	
R04	STS	IRQ	0	0	0	0	0	_	1	
								B1EN	BOEN	
R05	ARB				P	ID				
R06	AQR	OWN7	OWN6	OWN5	OWN4	OWN3	OWN2	OWN1	OWNO	
R07	REL	AVL7	AVL6	AVL5	AVL4	AVL3	AVL2	AVL1	AVLO	
R08	PA/B DRO			D7-	D ₀ (Indire	ect addres	ssing)			
R09	PA/B DR1			D ₇ -	Do (Indire	ect addres	ssing)			
ROA	FRC	0	_		-	0	_	_	-	
ROB	SCFE	CNT1	DEC1	CNTO	DECO	0	0	0	0	
ROC	PA/B ARO(L)				Α7	- A ₀				
ROD	PA/B ARO(H)	REG	0	0	0	0	0	Ag	A ₈	
ROE	PA/B AR1(L)		A ₇ – A ₀					_		
ROF	PA/B AR1(H)	REG	0	0	0	0	0	A9	A ₈	
R10	PRAM				PF	AM				
:										
R2F										

HD63310R

FIFO mode (RCFG ≠ 000)

Address	Register				Bit conf	iguration)		
	name	7	6	5	4	3	2	1	0
R00	CNFG	ABUS	BBUS		RCFG		0	F1D	FOD
R01	CMD	AP1	APO	RST	0	0	0	F1FL	FOFL
								_	_
R02	IEN	ENA7	ENA6	ENA5	ENA4	ENA3	ENA2	ENA1	ENAO
R03	ISRC	ATT1	ATTO	-	FERR	F1F	F1E	FOF	FOE
R04	STS	IRQ	FRQ1	FRQO	FERR	F1F	F1E	FOF	FOE
									_
R05	ARB				Р	ID			
R06	AQR	OWN7	OWN6	OWN5	OWN4	OWN3	OWN2	OWN1	OWNO
R07	REL	AVL7	AVL6	AVL5	AVL4	AVL3	AVL2	AVL1	AVLO
R08	PA/B DRO		F		D ₇ -	- D ₀			
R09	PA/B DR1				D ₇ -	- D ₀			
ROA	FRC	0	FR1E	FR1T	FR1M	0	FROE	FROT	FROM
ROB	SCFE	_		-		F10	F1U	FOO	FOU
ROC	PA/B ARO(L)		FIFO C	: A = Rea	d pointer	(L), B=V	Vrite poir	nter (L)	l
ROD	PA/B ARO(H)		FIFO 0	: A=Read	d pointer	(H), B=V	Vrite poir	nter (H)	
ROE	PA/B AR1(L)	FIFO 1: A=Read pointer (L), B=Write pointer (L)							
ROF	PA/B AR1(H)	FIFO 1: A=Read pointer (H), B=Write pointer (H)							
R10	PRAM		-		PR	AM			
:									
R2F									

Note: 0: Write causes no action, and read as 0 only.

-: Invalid in the specified operation mode.

DPRAM Mode

In DPRAM mode, 1024-byte RAM can be used as shared memory accessible from either port A or B. The address space accessible at a time differs depending on the bus interface configuration: non-multiplexed or multiplexed (table 15).

- Non-multiplexed mode: Up to 512 bytes can be addressed via A₀-A₈. All addresses are accessible due to bank switching by B1SL (upper) and B0SL (lower) bits of the CMD register.
- Multiplexed mode: Up to 1024 bytes can be addressed via AD₀-AD₇, A₈, and A₉. All addresses are accessible.

To increase efficiency in software development, two types of addressing methods are implemented: direct addressing and indirect addressing.

Direct Addressing Mode: In direct addressing mode, the target address is specified by externally supplied address signals and internal bank select bits B1SL and B0SL. When the I/O bus is non-multiplexed, bank select bit information is reflected on A₉. Table 14 shows how the address space is specified by B1SL and B0SL and how its status is reflected on the B1EN and B0EN bits of the STS register.

Indirect Addressing Mode: In indirect addressing mode, the target address is obtained by accessing the data register. When the data register is accessed, the corresponding address register is referenced, and memory is accessed according to this information. Therefore, the target address must be written into the address register before accessing the data register.

Table 14. Direct Addressing Mode Address Space

CMD Regis	ster Write		STS Register Read		
B1SL B0SL		Address space	B1EN	BOEN	
0	0	Not affected	Not affected	1	
0	1	000-1FF (lower)	0	1	
1	0	200-3FF (upper)	1	0	
1	1	000-1FF (lower)	0	1	

Table 15. DPRAM Mode Table (RCFG=000)

Address			A -		
ACCORDS	TO	Des	AC	COS	жис

Addressing	Bus interface	RS	Address inputs	Register	Associated Register
Direct Addressing	Non-multiplexed	0	A ₀ -A ₅ A ₆ -A ₈	STS reg: B1EN, B0EN (A9)	CMD reg: B1SL, B0SL (for bank selection)
	Multiplexed	0	AD ₀ -AD ₇ A ₈ , A ₉	waster .	_
Indirect Addressing	Non-multiplexed	1	A ₀ -A ₅ P(A/B) DRO P(A/B) DR1	_	SCFE reg: CNT1, DEC1, SCFE reg: CNT0, DEC0 (for address counting)
	Multiplexed	1	AD ₀ -AD ₅ P(A/B) DRO P(A/B) DR1		PA/BARO, PA/BAR1 register (for address reference)

Note: Refer to table 6 in the data register section for the relation between data register and address register in indirect addressing mode.

@HITACHI

HD63310R

In indirect addressing mode, the address can be automatically incremented or decremented after each read/write access of the data register. Either increment, decrement, or no count can be selected by setting the SCFE register. This automatic address count function facilitates sequential memory access. In addition, two memory groups can be separately accessed because there are two channels of address registers for each port.

FIFO Mode

In FIFO mode, memory is configured as a buffer with first-in/first-out facilities. This mode is effective for sequential data communications between transmitter and receiver having different data transfer speeds. FIFO mode is selected when the RCFG field of the CNFG register equals any bit pattern from 001 to 111. In this mode, RAM is configured as two FIFOs. The size of each FIFO is determined by the RCFG field code (See table 5).

The FIFO-associated registers are listed in table 16. They are implemented for both ports independently. FIFOs 0 and 1 are separately controlled by these registers. The RCFG field and FERR bit are shared by FIFO 0 and 1, while the others are respectively provided for each FIFO.

Indirect addressing mode is disabled in FIFO mode, since the address registers are used for FIFO read/write pointers. Therefore, the opposite port's registers are not accessible in this mode. Refer to the subsection "Special FIFO Mode Application" for access to the opposite port's registers.

The S-DPRAM \overline{FRQ} output signal represents FIFO status. The multipurpose line functions as \overline{FRQ} in FIFO mode. The FRC register controls the following with respect to \overline{FRQ} : output enabled or disabled, assertion condition, and output waveform mode. In particular, for output waveform mode, either level mode or pulse mode can be selected depending on the system used.

Table 16. FIFO-Associated Registers

Associated Bit

Register Name	FIFO 0	FIFO 1	Function	
CNFG	RC	FG	FIFO configuration (001 – 111)	
	FOD	F1D	FIFO data transfer direction	
CMD (A/B)	FOFL	F1FL	FIFO initialization	
STS (A/B)	FRQ0	FRQ1	FRQ ₀ & FRQ ₁ outputs status	
	FEF	RR	FIFO error status	
	FOF, FOE	F1F, F1E	FIFO full or empty	
ISRC (A/B)	FEF	RR	FIFO error status	
	FOF, FOE	F1F, F1E	FIFO full or empty	
FRC (A/B)	FROE, FROT, FROM	FR1E, FR1T, FR1M	FRQ ₀ , FRQ ₁ mode setting	
SCFE (A/B)	FOO, FOU	F10, F1U	FIFO overflow or underflow	
Read/write register	PADRO (Note) PADR1 (Note) PBDR0 (Note) PBDR1 (Note)		Data register to be accessed	
Read pointer write pointer	,,		Address reg to be referenced	

Note: Register name

Level Mode: Level mode is selected when the FR1M or FR0M bit of the FRC register is set to 0. In this mode, \overline{FRO} is asserted continuously as long as the assertion condition defined by FR1T or FR0T remains true. In level mode, data transfer is allowed if only the detected \overline{FRO} level is low. Example 1 shows a handshaking protocol realized using this mode.

Example 1:

FIFO partition: FIFO 1 (1024 bytes)
......RCFG = 010

Data transfer direction: Port A to B
......FID = 1

Output enable: $\overline{FRQ1}$ output enabledFR1E = 1

Waveform mode: Level mode \cdots FR1M = 0 Threshold: A = Empty, B = Full \cdots FR1T = 1

Port A

- (1) FRO is asserted and FIFO is judged to be empty.
- (2) CPU writes up to 1024 bytes of data into FIFO
- (3) Wait until the next assertion.
- (1) FRQ is asserted and FIFO is judged to be full.

Port B

- (2) CPU reads up to 1024 bytes of data from FIFO
- (3) Wait until the next assertion.

Data transfer is carried out by repeating procedures (1) to (3). A different handshaking protocol uses different threshold conditions.

Example 2:

Threshold: A = Not full, B = Not empty.....FR1T = 0

(Other conditions are the same as those in example 1)

(1) FRQ is asserted and FIFO is judged to be not full.

Port A

- (2) Write access continues until FRO is negated (until FIFO becomes full)
- (1) FRQ is asserted and FIFO is judged to be not empty.

Port B

(2) Read access continues until FRO is negated (until FIFO becomes empty)

Data transfer is carried out by repeating procedures (1) to (2).

Notes for HD63310R interface: The FRQ signal of the HD63310R is negated after it completes the WRS cycle and therefore FRQ acknowledge timing must be specified after WRS cycle completion. In general, t_{FNLW}, the FRQ negation delay time at write access, is 150 ns. Taking the delay due to access contention into account, at least 400 ns of delay is required after WRS negation.

Pulse Mode: Pulse mode is selected when the FR1M or FR0M bit of the FRC register is set to 1. In this mode, \overline{FRO} is asserted and negated repeatedly each time a data transfer occurs as long as the assertion condition defined by FR1T or FR0T remains true. In pulse mode, handshaking takes place by detecting the falling edge of \overline{FRO} (figure 20).

Example:

..... FROE = 1




Figure 20. Pulse Mode Handshaking

OHITACHI

Waveform mode: Pulse mode
.....FROM = 1
Threshold: A = Not empty B = Not full

Threshold: A = Not empty, B = Not full FROT = 0

Port A— Reads 1-byte of data from FIFO upon each assertion of \overline{FRQ}

Port B— Writes 1-byte of data into FIFO upon each assertion of \overline{FRQ}

In pulse mode, handshaking is performed by detecting the falling edge of \overline{FRQ} , and therefore special timing is not required. In addition, overrun (excessive write/read access) due to \overline{FRQ} delay as in level mode cannot occur, since the falling pulse count agrees with the transfer byte count in this mode.

FIFO Operation: Figure 21 illustrates an example of FIFO operation. In FIFO mode,

RAM is configure as two ring-shaped memories. Each memory has read/write pointers and thus can be accessed independently. The PBAR (0/1) and PAAR (0/1) registers, used in indirect addressing DPRAM mode, are assigned here as write pointer and a read pointer, respectively. These pointers are automatically incremented upon each access. During write access, a write pointer is incremented after writing data into the address indicated by the write pointer. In the same way, a read pointer is incremented after reading data from the address indicated by the read pointer. When a write pointer value equals a read pointer value, FIFO memory is considered to be empty. When a write pointer value exceeds a read pointer value by one, FIFO memory is considered to be full. These FIFO statuses are represented by the status bits of internal registers or are output via the FRO line.




Figure 21. FIFO 0 Control Example (Transfer Direction: Port B to Port A)

Special FIFO Mode Application: The S-DPRAM has been basically designed as an interface between CPUs. Therefore, there are some limitations when it is used with non-intelligent devices. In particular, when the S-DPRAM is used in FIFO mode, some registers must be set and therefore the S-DPRAM cannot support an interface between non-intelligent devices.

Figure 22 shows an example of an interface between a CPU and non-intelligent device. In this example, the CPU reads sequential digital data that is converted from analog data through synchronous sampling with a clock; the digital data is then stored into FIFO. Moreover, the FIFO status is returned to the A/D converter via the FRQ line. The S-DPRAM performs handshaking by referring to this signal's status.

- Non-intelligent device setting: The address bus must be fixed to the address of the data register of the FIFO being used. RS and RDS must be set to high, and the sampling clock for A/D conversion must be input to WRS. This clock circuit must be controlled using FRQ.
- Register setting: Through the non-intelligent device's port, only the data register is accessible, and therefore each register must be set through the CPU's port. The opposite port's registers can be accessed using the indirect addressing method, but in FIFO mode this method cannot be used. Accordingly, the S-DPRAM must be placed in FIFO mode after the FIFO-associated registers of the opposite port are set using the indirect addressing method in DPRAM mode.




Figure 22. FIFO Application Example (CPU-A/D Converter Interface)

HD63310R

General Notes for FIFO Mode: Keep the following in mind when operating in FIFO mode.

- Mode Transition: Switching from DPRAM or FIFO operation mode does not affect the contents of registers or RAM. The FIFO status flag is reset upon transition from FIFO mode to DPRAM mode. However, when the address that will result in empty or full status is stored in DPRAM mode, the FIFO status flag is not set even if the S-DPRAM is switched to FIFO mode.
- 2. Underflow and overflow: Attempting a read access after empty status causes an underflow and invalid data is read out. The read pointer is incremented and the empty flag is reset. In the same way, a write access after full status causes an overflow and data at the bottom of the stack is destroyed. The write pointer is incremented and the full flag is reset.
- 3. Data transfer direction: When data access against the transfer direction specified by CNFG is requested, flags and FIFO operation are not affected except that input and output are replaced by each other. That is, when A to B direction is specified, a write access to port B results in a successful data write to B, and a read access from port A results in a successful data read from A; internal operation is not affected. However, it should be noted that the FRO output condition is reversed.
- FIFO partitioning and addresses: Table 17 shows how memory addresses are allocated corresponding to FIFO partitions.

Arbitration

The S-DPRAM arbitration function supports multiprocessor systems. It facilitates effective data communications between multiple CPUs on one system bus or between two system buses. There are two arbitration methods:

Software arbitration by register flag control
 Hardware arbitration by an internal arbiter

This section describes the software arbitration control method. Hardware arbitration will be described later in the section about internal operation.

The S-DPRAM incorporates the following

registers for interprocessor arbitration: arbitration register (ARB), acquire ownership register (AQR), and release/available register (REL). These registers only act as flags to control interprocessor arbitration, and are not directly related to S-DPRAM operations. Accordingly, they are designated as a flag register group and clearly distinguished from the special control register (SCR) group and address/data register group.

These registers are used for two types of arbitration: CPU occupancy or semaphore function, depending on the architecture of the multiprocessor system (table 18).

Table 17. FIFO Memory Addresses

RCFG			Memory address		
b5	b4	b3	FIFO 1	FIFO 0	
0	0	1	_	000-3FF	
0	1	0	000-3FF	_	
0	1	1	200-3FF	000 - 1FF	
1	0	x	300-3FF	000-2FF	
1	1	x	100-3FF	000 - OFF	

CPU Occupancy Function

In a system having several processors on one system bus (multimaster bus system), each processor can acquire ownership of the system bus, and thus there may be contention for control of a shared resource (I/O, memory, etc). To avoid this contention, the S-DPRAM uses the ARB register to indicate which processor currently controls the shared resource. Figure 23 shows an example of a multiprocessor system configuration. In this system, processor A, B, and C, on one system bus, are connected with processor D via the S-DPRAM, sharing the I/O devices. For one of processors A, B, and C to drive the I/O controller normally, one processor must occupy the I/O device for a specific period. The following procedure gives processor A control of the printer (figure 24).

 Processor A writes its ID code into the ARB register to acquire bus ownership of port

- A. After acquiring the bus ownership, processor A starts to transfer data to processor D dia the S-DPRAM, and then processor D drives the printer.
- Since processor A performs data output on a page basis, there is an interval between one page and another when no data transfer is executed. The system bus is released to the other processors so as not to decrease system throughput.
- However, during this interval, if processor B attempts to write its ID code into ARB, it is rejected because ARB already has the ID code of processor A (figure 25). Thus, this effective arbitration mechanism prevents processor B from using the S-DPRAM.
- 4. Thereafter, the bus ownership is returned to processor A and data transfer is resumed. After finishing a series of processes, processor A clears ARB by writing its ID code into ARB again, and bus ownership is then released.

Table 18. Arbitration Function

	Related Register	Mode	Function	Application
CPU occupancy function	ARB (Arbitration ownership register)	DPRAM FIFO		one system bus can acquire the shared resource S-
Semaphore function	AQR, REL (Acquire/ ownership, release/ available registers)	DPRAM	indicates that the S-	acquire the shared resource




Figure 23. Multiprocessor System Configuration Example (CPU Occupancy Function)




Figure 25. ARB Register Status Transition

@HITACHI

Semaphore Function

For a system sharing a resource between two system buses, the S-DPRAM AQR (acquire ownership) and REL (release/available) registers arbitrate access contention in the case of simultaneous requests from both ports. These registers have the following functions and are used as a pair.

- AQR register: Represents ownership of one port against the opposite port
- REL register: Relinquishes the acquired ownership

The AQR register implements "test and set" logic circuit in hardware. "Test" logic checks the current ownership status of a resource, and "set" logic establishes the ownership of a resource before it can be acquired by another requestor.

Each register provides eight semaphores, which can discrete control eight shared resources. For instance, if 1024-byte memory is divided into eight areas, each area can be represented by a corresponding semaphore bit.

This mechanism can be applied not only to the memory of the S-DPRAM itself but also other I/O devices.

Figure 26 shows an example of a multiprocessor system configuration. In this system, processors A and B, which are respectively allocated to ports A and B, share two I/O devices and two blocks of memory in the S-DPRAM. These four resources are controlled by referring to the four corresponding semaphore bits (figure 27).

- Processor A attempts to write a 1 into the corresponding semaphore bit AA3 to read out data from a disk. If it is successful, gate GA3 is opened and connected to the system bus of processor A. Data transfer can then be initiated between processor A and the disk.
- At this time, if processor B attempts to write a 1 into AA3 in order to access the same disk, it is not allowed and processor B must wait until the disk is released from processor A (figure 28).
- However, since shared resources other than this disk are free, processor B can acquire them by writing a 1 into AB0-AB2.
- In the same way, processor A cannot access the shared resources currently acquired by processor B.
- After each processor has completed its desired processing, the AOR register bit can be cleared by writing a 1 into the same bit position of the REL register, the corresponding shared resource is then released.

In this way, resources shared between two system buses can be effectively controlled via the semaphore registers. Note that this arbitration mechanism can also be applied to a single processor executing multiple tasks by means of time sharing.




Figure 26. Multiprocessor Configuration Example (Semaphore Function)

(1) HITACHI




Figure 27. Arbitration Between Two System Buses

OHITACHI




Figure 28. Semaphore Register Status Transition

Internal Operation Description

Port A and port B can independently read and write internal registers and the 1024-byte RAM array of the S-DPRAM. Access requests from both ports are entirely asynchronous, and therefore access contention may occur. To avoid this contention, the internal arbiter determines the order in which the requests are serviced.

It should be noted that processing start timing may be somewhat delayed in the following cases:

- Handling access contention between both ports
- 2. Waiting until busy state, which is caused by a buffered write operation

To handle this problem, the S-DPRAM \overline{READY} signal indicates whether a posted request can be accepted or not. Using \overline{READY} , an effective interface circuit can be organized to properly control timing.

Write Operation

The S-DPRAM implements a buffered write operation. It is initiated by WRS assertion. When WRS is negated, write data is temporarily latched in a buffer register. Thereafter, the write operation can proceed according to the internal sequence. (SCR write and FIFO write are excluded.) Buffered write is characterized as follows:

- Actual processing is executed during WRS
 high, and therefore READY is not delayed
 even when access contention occurs. In
 general, the negation period is longer than
 the assertion period in MPU access. Consequently, cycle times can be used effectively and system throughput can be improved.
- For an interface between systems having different cycle times, one cycle of one port may last as long as several cycles of the other port. While WRS is asserted, an access contention cannot occur, and therefore system throughput is not reduced.

In the buffered write operation, actual processing starts while WRS is negated. Consequently, the next request cannot be serviced until the previous is finished. This state is called a busy state, and the busy flag is set accordingly. Figure 29 shows the S-DPRAM write operation sequence.

Read Operation

RDS assertion initiates read operations. In comparison with the write operation, read operation is entirely completed during RDS low. Consequently, busy states cannot occur. Figure 30 shows the S-DPRAM read operation sequence.




Figure 29. Write Transaction






Figure 30. Read Transaction

@HITACHI

Processing Mode

The S-DPRAM implements four types of processing modes: SCR white, FIFO write, normal write, and normal read. One of these modes is selected corresponding to memory or registers to be accessed. Figure 31 shows the timing chart for each mode.

SCR Write (Special Control Register Write)

Registers which directly control the S-DPRAM itself or are closely related to its operation are called special control registers (SCR). In SCR write mode, arbitration is performed at the falling edge of WRS, and thereafter ownership is retained even during WRS or low. Consequetly, access requests from the opposite port cannot be accepted during WRS low. In other words, READY of the opposite port cannot be asserted until

WRS is negated.

This mode is selected by directly accessing the registers in table 19. However, it should be noted that normal write mode is selected if they are indirectly accessed.

FIFO Write

The S-DPRAM is set to FIFO mode by setting a bit field from 001-111 into RCFG of the CNFG register. In FIFO mode, FIFOs can be read written to accessing data registers (table 20). In FIFO write mode, arbitration is performed at the falling edge of WRS; ownership is then released after checking FIFO status during WRS low. Thereafter, arbitration starts again at the rising edge of WRS, and data write is executed during WRS high.

Table 19. Special Control Registers

	RO	R1	R2	R3	RA	RB	
Direct addressing (DPRAM mode, FIFO mode)	CNFG (COM)	CMD (A/B)	IEN (A/B)	ISRC (A/B)	FRC (A/B)	SCFE (A/B)	•

Table 20. FIFO Write Data Registers

	R8	R9
Indirect addressing (FIFO mode)	P(A/B)DRO	P(A/B)DR1

Normal Write

Write accesses other than SCR write and FIFO write are all designated as normal writes. That is, write accesses to registers other than SCR (by direct access) or to RAM, and all write accesses executed by indirect addressing belong to this mode (table 21). In this mode, arbitration is performed at the rising edge of WRS and data write is executed during WRS high (buffered write). Therefore, READY is not delayed even in the case of simultaneous access requests, except that processing from the previous cycle is continued.

Normal Read

All read accesses are made in normal read mode (table 22). Data read is completed during RDS low, and READY cannot be delayed due to busy states in the next cycle. In this mode, arbitration is performed at the falling edge of RDS, and data read is executed in the order determined through arbitration. When the read data becomes valid, ownership is given to the opposite port after the data is latched into the output registers, and READY is then asserted. Therefore, the opposite port is not kept waiting by strobe conditions as for SCR.

Table 21. Normal Write Registers and RAM

	Register						RAM
Direct addressing (DPRAM mode, FIFO mode)	R4 STS (A/B)	R5 ARB (A/B)	R6 AQR (A/B)	R7 REL (COM)	RC-RF Address register (A/B)	R10-R2F Parameter register (COM)	мооо
Indirect addressing (DPRAM mode)	ddressing R10-R2F: Shared parameter register			M3FF			

Table 22. Normal Read Register and RAM

	Register	RAM
Direct addressing	RO-RF: Requesting port's control register	M000
(DPRAM mode, FIFO mode)	R10-R2F: Shared parameter register	
	R30-R3F: Opposite port's control register	l I
Indirect addressing (DPRAM mode, FIFO mode)		M3FF

HD63310R




Figure 31. Timing Chart for Each Processing Mode

(HITACHI

S-DPRAM Expansion

S-DPRAM Capacity Expansion

The S-DPRAM incorporates a 1024-byte RAM, but its capacity can be expanded if necessary. Figure 32 shows an example of a system with a 2-kbyte RAM.

S-DPRAM capacity can be expanded in the same way as other standard memories without any restrictions. In a RAM-expanded system, there must be a mechanism to control which S-DPRAM is accessed. This is done by combining CS (chip select), obtained by decoding the upper address, and RDS/WRS.

IRQ of each S-DPRAM can be processed independently, or processed jointly by connecting all IRQ lines together. IRQ is an opendrain output, and can easily be wired-ORed with a pull-up resistor.

Each S-DPRAM is assigned to a different address, and thus can be exclusively accessed. Therefore, negative logic OR is applied to all S-DPRAM READYs to return READY to the MPU when at least one READY is asserted. That is, READY lines are connected by an AND gate.

S-DPRAM capacity can be expanded in DPRAM mode only. For the S-DPRAM in FIFO mode, its capacity cannot be expanded since the functions related to expansion of the FRO signal, etc, are not supported.

S-DPRAM Bit Width Expansion

The S-DPRAM basically supports an 8-bit data bus, but its bit width can be expanded to 16 bits or 32 bits. Figure 32 shows an example of a system with a 16-bit data bus.

The bit width can also be expanded in the same way as with other standard memories. RDS and WRS, generated by address control and other input signals, must be connected to each S-DPRAM in parallel.

In this system, data read/write must be executed after both upper byte and lower byte S-DPRAMs are ready for data transfer. Therefore, READYs must be connected by an OR gate to return READY to the MPU when both READYs are asserted.

Please note that each S-DPRAM can arbitrate independently using its own arbiter. Accordingly, port ownership may be confused between the upper and lower byte S-DPRAMs. For example, when the MPU accesses two S-DPRAM simultaneously, port A is selected for upper bytes and port B for lower bytes, or vice versa. In this way, two S-DPRAMs may respectively acquire different MPUs (figure 34).




Figure 32. RAM-Expanded HD63310R
(DPRAM Mode, 8-Bit Width, Address Expansion)

OHITACHI




Figure 33. Bit-Width-Expanded HD63310R (DPRAM Mode/FIFO Mode, 16-Bit Width)

@HITACHI

READY is asserted by the S-DPRAM which has acquired ownership, but it cannot be returned to the MPU until the other READY is asserted. In this case, if one of the S-DPRAMs is writing to an SCR (special control register) by direct addressing, the system may be deadlocked. As described before, if an access contention has occurred in an SCR write, READY of the opposite port is not asserted until SCR write is negated. Therefore, the MPU cannot accept READY and thus cannot negate WRS. As a result, the system may be deadlocked.

Special attention must therefore be paid when designing a system performing word access involved in SCR write, as follows:

- SCR write should be executed by indirect access to that normal write mode is selected.
- 2. The opposite port should not be accessed during SCR write.
- SCR write should be executed on a byte basis.

One IRQ is enough to control the system; IRQ of the lower byte S-DPRAM can be disconnected.

Bit width expansion can be applied to the S-DPRAM in FIFO mode. In this case, FRO signals must be connected by an OR gete, as for READY.




Figure 34. Port Ownership Confusion in Bit-Width-Expanded System

Notes for Use

Upgrading Power Supply Lines

Since the HD63310 is a high-speed CMOS LSI, a large peak current may flow at signal transitions. If the peak current is not adequately handled, a power supply drop or ground electric potential rise may occur. In general, to handle this peak current, a bypass capacitor should be connected to the device. The following lists some recommendations for this bypass capacitor.

- A bypass capacitor which can handle high frequencies should be used, such as a titanium ceramic tantalum condenser.
- The bypass capacitor must be located as near as possible to the power supply pins to ensure the smallest bus inductance.

 Thick gauge wiring should be used to connect the power supply to the circuit board.

FRQ Signal Interface

The HD63310R negates the \overline{FRQ} signal after completing the \overline{WRS} cycle, and therefore \overline{FRQ} acknowledge timing must be specified as after the point of \overline{WRS} cycle completion. In general, t_{FNLW} (the \overline{FRQ} negation delay time at write access) is 150 ns. Taking the delay due to access contention into account, at least 400 ns of delay is required after \overline{WRS} negation.

(C) HITACHI

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} (Note 2)	-0.3 to +7.0	٧
Input Voltage	Vin (Note 2)	-0.3 to V _{CC} +0.3	٧
Allowable Output Current	Io (Note 3)	5	mA
Total Allowable Output Current	Σ lo (Note 4)	60	mA
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +150	°C

Notes: 1. Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect the reliability of the LSI.

- 2. With respect to V_{SS} (system GND)
- 3. The allowable output current is the maximum current that may be drawn from, or flow out to, one output terminal or one input/output common terminal.
- The total allowable output current is the total sum of currents that may be drawn from, or flow out to, output terminals or input/ output common terminals.

Recommended Operating Conditions

item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC} (Note)	4.75	5.0	5.25	V
Input Voltage	V _{IH} (Note)	2.2	_	Vcc	V
	V _{IL} (Note)	0	_	0.8	V
Operating Temperature	Topr	0	25	70	°C

Note: With respect to V_{SS} (system GND)

HD63310R

Electrical Charcteristics

DC Characteristics (V $_{\rm CC}=5$ V \pm 5%, V $_{\rm SS}=0$ V, Ta $=0^{\circ}C$ to $+70^{\circ}C,$ unless otherwise noted)

Item		Sym.	Min	Max	Unit	Test Condition
Input High Volta	ge	ViH	2.2	Vcc	V	
Input Low Voltag	ge	V _{IL}	V _{SS} -0.3	0.8	٧	
Input Leakage Current	$\begin{array}{l} A_{0}(A) - A_{5}(A), \ A_{0}(B) - A_{5}(B), \\ RS(A), RS(B), RDS(A), RDS(B), \\ A_{8}(A)/\overline{AS}(A), \ A_{8}(B)/\overline{AS}(B), \\ \overline{WRS}(A), \ WRS(B), \ \overline{RESET} \end{array}$	lin	-2.5	2.5	μΑ	Vin = 0 to V _{CC}
Three-State (Off State) Leakage Current	$\begin{split} & AD_0(A) - AD_7(A), AD_0(B) - AD_7(B), \\ & A_6(A)/A_8(A)FRQ_0(A), \\ & A_6(B)/A_8(B)/FRQ_0(B), \\ & A_7(A)/A_9(A)/FRQ_1(A), \\ & A_7(B)/A_9(B)/FRQ_1(B) \end{split}$	I _{TSI}	-10	10	μА	$Vin = 0$ to V_{CC}
Output Leakage Current	ĪRQ(A), ĪRQ(B)	І _{ІОН}	-10	10	μΑ	V _{OH} = V _{CC}
Output High		Voн	V _{CC} - 1.0	_	V	$I_{OH} = -400 \mu A$
Voltage			V _{CC} - 0.1	_	٧	I _{OH} ≦ −10 μA
Output Low Voltage	$\begin{array}{l} AD_{0}(A)-AD_{7}(A),AD_{0}(B)-AD_{7}(B),\\ A_{6}(A)/A_{8}(A)/FRQ_{0}(A),\\ A_{6}(B)/A_{8}(B)/FRQ_{0}(B),\\ A_{7}(A)/A_{9}(A)/FRQ_{1}(A),\\ A_{7}(B)/A_{9}(B)/FRQ_{1}(B),\\ READY(A),\ READY(B) \end{array}$	Vol		0.5	V	I _{OL} = 2 mA
	IRQ(A), IRQ(B)		-	0.5	V	I _{OL} = 3.2 mA
Input Capacitance		Cin	_	20	pF	Vin = 0 V Ta = 25°C
Output Capacita	nce	Cout		20	_	f = 1.0 MHz
Current Dissipation	Operating Mode	Icc	_	30	mA	$V_{CC} = 5.25 \text{ V}$ $V_{IH} = 2.2 \text{ V}$ $V_{IL} = 0.8 \text{ V}$
	Standby Mode (RDS, WRS = High)		_	1	mA	$V_{CC} = 5.25 \text{ V}$ $V_{IH} = V_{CC} - 0.2 \text{ V}$ $V_{IL} = 0.2 \text{ V}$

Timing Measurement

The timing measurement point for the output level is defined at the following point throughout this specification:

$$V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$$

The output level at stable condition (DC characteristics) is defined at following point:

$$V_{OL}$$
 (DC) = 0.5 V, V_{OH} (DC) = V_{CC} - 1.0 V

See figure 35.




Figure 35. Test Measurement Points

HD63310R

AC Characteristics (V $_{\rm CC}=5$ V \pm 5%, V $_{SS}=0$ V, Ta =0 $^{\circ}C$ to +70 $^{\circ}C,$ unless otherwise noted)

Bus Timing

				HD63310	RP20		
No.	l1	em	Symbol	Min	Max	Unit	Figures
1	Address Setup Time (A ₀ – A ₉)	tas	0		ns	Fig 36-39
2	Address Hold Time (A	(A ₀ – A ₉)	t _{AH}	0		ns	
3	Address Setup Time (RS)	tases	0		ns	
4	Address Hold Time (F	RS)	tahrs	15		ns	
5	Address Setup Time (ĀS)	t _{ASAS}	40		ns	Fig 37,39
6	Address Hold Time (Ā	<u>(S)</u>	tahas	0		ns	
7	AS Low Level Width		taslw	40		ns	
8	AS Setup time		tASS	0		ns	
9	READY Delay Time (F	Read)	t _{RYRD}		(note 1)	ns	Fig 36,37
10	READY Release Time	(Read)	t _{RYRH}	0	60	ns	•
11	Read Data Delay Time	Direct Addressing Access	t _{DDR}		120	ns	
		Indirect Addressing/ FIFO Access			170	ns	
11A	Read Data Access Time (Note 2)	Direct Addressing Access	t _{ACC}		200	ns	
	(140te 2)	Indirect Addressing/ FIFO Access			250	ns	
12	Read Data Hold Time		t _{DHR}	10		ns	
13	Data Bus 3-State Off	Time	t _{DTOF}		60	ns	
14	Data Bus 3-State On	Time	t _{DTON}		60	ns	
15	READY Delay Time (V	Vrite)	t _{RYWD}		(note 1)	ns	Fig 38,39
16	READY Release Time	(Write)	t _{RYWH}	0	60	กร	
17	Write Data Setup Tim	ne	t _{DSW}	60		ns	
18	Write Data Hold Time)	t _{DHW}	0		ns	•
19	RDS Hold Time	Direct Addressing Access	t _{RDSH}	120		ns	Fig 36,37
		Indirect Addressing/ FIFO Access	_	170		ns	
20	WRS Hold Time	Except FIFO Access	twrsh	120		ns	Fig 38,39
		FIFO Access	- ·	170		ns	
21	RDS Recovery Time		t _{RRC}	70		ns	Fig 36,37
22	WRS Recovery Time		twrc	70		ns	Fig 38,39
23	Recovery Time (RDS	to WRS)	t _{RWRC}	70		ns	Fig 44
24	Recovery Time (WRS	to RDS)	twrrc	70		ns	



HD633100020

FRQ Output Timing

				презз	UNP2U		
No.		Item	Symbol	Min	Max	Unit	Figures
31	Level - Mode	FRQ Assert Delay Time (Read)	tFALR		300	ns	Fig 40
32	viode	FRQ Negate Delay Time (Write)	t _{FNLW}		150	ns	
33	•	FRQ Assert Delay Time (Write)	tralw		150	ns	
34		FRQ Negate Delay Time (Read)	t _{FNLR}		300	ns	
35	Pulse Mode	FRQ Negate Delay Time (Write)	tenew		250	ns	Fig 41
36	Widue	FRQ Assert Delay Time (Write)	t _{FAPW}		300	ns	
37		FRQ Pulse Width (Write) (Note 4)	trppw	100	1.	ns	
38		FRQ Negate Delay Time (Read)	trnpr		300	ns	
39		FRQ Assert Delay Time (Read)	t _{FAPR}		80	ns	
40		FRQ Pulse Width (Read) (Note 4)	t _{FPPR}	30		ns	
41	Register Write	FRQ assert Delay Time	t _{FARW}		150	ns	Fig 43
42	viile	FRQ Negate Delay Time	t _{FNRW}		150	ns	

IRQ, RESET Timing

	•		HD63310RP20			
No.	Item	Symbol	Min	Max	Unit	Figures
51	IRQ Response Time (Register Write)	t _{RS1}		300	ns	
52	IRQ Release Time	t _{iR}		600	ns	Fig. 47
53	IRQ Response Time (FIFO Access)	t _{RS2}		300	ns	
54	RESET Low Level Width	t _{RL}	200		ns	Fig. 48
55	RDS Wait Time from RESET Negate	tresr	70		ns	Fig. 45
56	WRS Wait Time from RESET Negate	t _{RESW}	70		ns	

RDS, WRS Timing

	J		HD6331	ORP20		
No.	Item	Symbol	Min	Max	Unit	Figures
61	RDS Fall Time	t _{RF}		25	ns	Fig 46
62	RDS Rise Time	t _{RR}		25	ns	
63	WRS Fall Time	t₩F		25	ns	
64	WRS Rise Time	twr		25	ns	

Notes: 1. The READY signal is used to synchronize, and the delay time depends on the access condition of both ports. For example, when both ports request the data read simultaneously, one port goes to wait state and the READY signal delays. A detailed explanation is shown in "READY Timing".

- 2. Two port access with no contention timing.
- 3. No. 31-42 include no wait state.
- No. 37 FRQ pulse width depends on No. 20 WRS hold time.
 No. 40 FRQ pulse width depends on No. 19 RDS hold time.
- 5. No. 51-No. 54 include no wait state.

(C) HITACHI

HD63310R

READY Delay Timing, No Access Contention (DPRAM/FIFO Mode)

No.	Item		Min	Max	Unit	Figure
R1	Read			110	ns	Fig 47-50
R2	Write	Normal	_	110	ns	Fig 47-54
		SCR	_	125	ns	_
		FIFO		125	ns	_

READY Delay Timing, Access Contention (DPRAM Mode)

No.	Item	Contention	Preceding Access	Subsequent Access	Min	Max	Unit	Figure
R3	Read	Read-read	Normal read (Indirect)	Normal read (Dir/Ind)	_	355	ns	Fig 47
R4		Write-read	Normal write (Indirect)	Normal read (Dir/Ind)	_	355	ns	_
R5	_	Write (SCR)-read	SCR write	Normal read (Dir/Ind)	_	250	ns	
R6	Write	Read-write (SCR)	Normal read (Indirect)	SCR write	_	370	ns	Fig 48
R7	_	Write-write (SCR)	Normal write (Indirect)	SCR write	_	370	ns	
R8	_	Write (SCR)- write (SCR)	SCR write	SCR write	-	250	ns	

READY Delay Time, Port Busy (DPRAM Mode)

No.	Item	Contention	Preceding Access	Subsequent Access	Min	Max	Unit	Figure
R9	Read	Write-read Port busy	Normal write (Indirect)	Normal read (Dir/Ind)	_	285	ns	Fig 51
R10	Write	Write-write Port busy	Normal write (Indirect)	SCR write	_	285	ns	Fig 52

Notes: 1. READY delay time does not depend on whether the access mode is direct or indirect at nonaccess contention.

- The WRS arbitration point does not affect the READY delay time in normal mode since it appears at the negative edge, which
 is at the end of the cycle. Therefore, the READY delay time for normal write contention is the same as for no access contention.
- For access invlolving SCR write, READY delay time depends on the negative edge of RDS or WRS of the connected port. Please keep this in mind when designing a system. For details, see "S-DPRAM Bit width Expansion" and "Processing Mode".

READY Delay Time, Access Contention (FIFO Mode)

No.	Item	Contention	Preceding Access	Subsequent Access	Min	Max	Unit	Figure
R11	Read	Read-read	FIFO read Normal read FIFO read	FIFO read FIFO read Normal read	_	355	ns	Fig 49
R12	_	Write-read	FIFO write Normal write FIFO write	FIFO read FIFO read Normal read		355	ns	_
R13	-	Write (SCR)-read	SCR write	FIFO read	_	250	ns	
R14	Write	Read-write	FIFO read Normal read FIFO read FIFO read	FIFO write FIFO write Normal write SCR write	-	370	ns	Fig 50
R15	-	Write-write	FIFO write Normal write FIFO write FIFO write	FIFO write FIFO write Normal write SCR write	_	370	ns	-
R16	-	Write (SCR)-write	SCR write	FIFO write		250	ns	_

READY Delay Time, Port Busy (FIFO Mode)

No.	Item	Contention	Preceding Access	Subsequent Access	Min	Max	Unit	Figure
R17	Read	Write-read	FIFO write Normal write FIFO write	FIFO read FIFO read Normal read		285	ns	Fig 53
R19	Write	Write-write	FIFO write Normal write FIFO write FIFO write	FIFO write FIFO write Normal write SCR write	_	285	ns	Fig 54

952




Figure 36. Non-Multiplexed Bus Read Timing




Figure 37. Multiplexed Bus Read Timing

OHITACHI




Figure 38. Non-Multiplexed Bus Write Timing




Figure 39. Multiplexed Bus Write Timing

OHITACHI




Figure 40. FRQ Timing (Level Mode, FR1M/FR0M = 0)

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

954




Figure 41. FRQ Timing (Pulse Mode, FR1M/FR0M = 1)

@HITACHI




Figure 42. FRQ Waveform Example




Figure 43. FRQ Timing (FRC Register Write)




Figure 44. Recovery Time between \overline{RDS} and \overline{WRS} (Same Port)




Figure 45. RDS, WRS Wait Time from RESET Negate




Figure 46. RDS, WRS Timing

957






Figure 47. READY Delay Timing, Read Contention (DPRAM Mode)



READY Delay Timing, Write Contention (DPRAM Mode) Figure 48.



READY Delay Timing, Read Contention (FIFO Mode) Figure 49.




Figure 50. READY Delay Timing, Write Contention (FIFO Mode)




Figure 51. READY Delay Timing, Read Port Busy (DPRAM Mode)




Figure 52. READY Delay Timing, Write Port Busy (DPRAM Mode)




Figure 53. READY Delay Timing, Read Port Busy (FIFO Mode)






Figure 54. READY Delay Timing, Write Port Busy (FIFO Mode)








Figure 57. Test Load

Refer to application note (No. 68-3-18) for detail of this product.

CHITACHI