Am27C2048

2 Megabit (131,072 x 16-Bit) CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 70 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- JEDEC-approved pinout
 - Plug-in upgrade of 1 Mbit EPROM
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC
- Single +5 V power supply
- ±10% power supply tolerance standard

- 100% Flashrite[™] programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL I/O compatibility
 - Two line control functions
- High noise immunity
- **■** DESC SMD No. 5962-92140

GENERAL DESCRIPTION


The Am27C2048 is a 2 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C2048 offers separate Output Enable (OE) and Chip Enable (OE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports AMD's Flash-rite programming algorithm (100 μ s pulses) resulting in typical programming time of 16 seconds.



Publication# 11407 Rev. E Amendment/0 Issue Date: June 1994


11407E-1

0257528 0032990 303

PRODUCT SELECTOR GUIDE

Family Part No.			Am27	C2048		·
Ordering Part No: Vcc ±5%	-75					-255
Vcc ±10%	-70	-90	-120	-150	-200	-250
Max Access Time (ns)	70	90	120	150	200	250
CE (E) Access (ns)	70	90	120	150	200	250
OE (G) Access (ns)	40	40	50	65	75	100

CONNECTION DIAGRAMS Top View



- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

11407E-3

PIN DESIGNATIONS

A0-A16

Address Inputs

CE (E)

Chip Enable Input

DQ0-DQ15 =

Data Inputs/Outputs

OE (G)

Output Enable Input

PGM (P)

Program Enable Input

Vcc

Vcc Supply Voltage

VPP

Program Input Voltage


Vss

Ground

LOGIC SYMBOL A0-A16 DQ0-DQ15 CE (E) PGM (P) OE (G) 11407E-4

ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations							
AM27C2048-70	00 000 01						
AM27C2048-75	DC, DCB, DI, LC, LCB, LI						
AM27C2048-90	20, 200, 21						
AM27C2048-120							
AM27C2048-150	DC, DCB, DI, DIB, DE, DEB, LCB, LIB,						
AM27C2048-200	LE, LEB, LC, LI						
AM27C2048-255	·						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C2048-70						
AM27C2048-75						
AM27C2048-90						
AM27C2048-120	PC, JC, PI, JI					
AM27C2048-150						
AM27C2048-200						
AM27C2048-255						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C2048-120						
AM27C2048-150	(DO 4 (DU 4					
AM27C2048-200	/BQA, /BUA					
AM27C2048-250						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C2048

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C2048 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C2048. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2\text{for 15}$ to 20 minutes. The Am27C2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C2048, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C2048

Upon delivery, or after each erasure, the Am27C2048 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C2048 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, and \overline{CE} and \overline{PGM} are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C2048. This part of the algorithm is done at $V_{CC} = 6.25 \text{ V}$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C2048s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C2048 may be

common. A TTL low-level program pulse applied to an Am27C2048 $\overline{\text{CE}}$ input with V_{PP} = 12.75 V \pm 0.25 V and $\overline{\text{PGM}}$ LOW will program that Am27C2048. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C2048 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} , at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C2048.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C2048. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C2048, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C2048 has a CMOS standby mode which reduces the maximum V_{CC} current to $100~\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC}\pm0.3$ V. The Am27C2048 also has a TTL-standby mode which reduce the maximum $\underline{V_{CC}}$ current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode Pins		CE	ŌE	PGM	A0	A 9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	Х	Douт
Output Disable)	VIL	ViH	Х	Х	Х	Х	High Z
Standby (TTL)	Standby (TTL)		Х	Х	Х	Х	Х	High Z
Standby (CMOS)		Vcc ± 0.3 V	Х	Х	Х	Х	Х	High Z
Program	Program		Х	VIL	Х	Х	Vpp	DIN
Program Verify	1	VIL	VIL	ViH	Х	Х	Vpp	Dоит
Program Inhibit		ViH	Х	Х	Х	Х	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	Х	Vı∟	Vн	Х	01H
(Note 3)	Device Code	VIL	Vil	Х	ViH	Vн	Х	98H

Notes:

- 1. X can be either VIL or VIH.
- 2. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 3. $A1-A8 = A10-16 = V_{II}$.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature: OTP Products65°C to +125°C All Other Products65°C to +150°C
Ambient Temperature: with Power Applied55°C to +125°C
Voltage with Respect to Vss: All pins except A9, V _{PP} , and
V _{CC} (Note 1)0.6 V to V _{CC} + 0.6 V
A9 and $V_{\text{PP}} (\text{Note 2}) \ldots -0.6 \text{V}$ to 13.5 V
Vcc0.6 V to 7.0 V

Notes:

- 1. During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial	(C) Devices
------------	-------------

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices
Case Temperature (Tc)55°C to +125°C
Supply Read Voltages:
V _{CC} for Am27C2048-XX5 +4.75 V to +5.25 V
V _{CC} for Am27C2048-XX0 +4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6, and 7 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit	
Vон	Output HIGH Voltage	loн = -400 μA		2.4		V	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧	
Vін	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	VIN = 0 V to VCC	C/I Devices		1.0	•	
		_	E/M Devices		5.0	μΑ	
llo	Output Leakage Current	Vout = 0 V to Vcc			5.0	μА	
ICC1	Vcc Active Current (Note 3)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50		
	(11018-0)	lout = 0 mA	E/M Devices		60	mA	
lcc2	Vcc TTL Standby Current	CE = VIH			1.0	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc + 0.3 V	CE = Vcc + 0.3 V			μА	
IPP1	Vpp Supply Current (Read)	CE = OE = VIL, VPP :	= Vcc		100	μA	

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C2048 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.



30 25 20 15 10 -75 -50 -55 0 25 50 75 100 125 150 Temperature in °C

Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

Parameter		Test		V040	CLV	/044	PD	040	PL	044	
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	10	12	8	10	10	12	7	10	р F
Соит	Output Capacitance	Vout = 0	12	15	10	12	12	15	12	14	ρF

Notes:

1. This parameter is only sampled and not 100% tested.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

	ameter							m27C2	048		
	mbols Standard	Parameter Description	Test Conditions		-75 -70	-90	-120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE = VIL	Min Max	70	90	120	150	200	250	ns
telav	tce	Chip Enable to Output Delay	OE = VIL	Min Max	70	90	120	150	200	250	ns
tglav	toe	Output Enable to Output Delay	CE = VIL	Min Max	40	40	50	55	60	75	ns
tehaz, tghaz	t _{DF} (Note 2)	Chip Enable HIGH or Output Enable		Min	0	0	0	0	0	0	
		HIGH, whichever comes first, to Output Float		Max	25	25	30	30	40	60	ns
taxox	ton	Output Hold from Addresses, CE, or		Min	0	0	0	0	0	0	ns
		OE, whichever occurred first		Max							113


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C2048 must not be removed from, or inserted into a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns,


Input Pulse Levels: 0.45 V to 2.4 V,

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




11407E-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS




- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.



PHYSICAL DIMENSIONS*

CDV040

40-Pin Ceramic Dual-In-Line Package with UV Lens (measured in inches)



16-000038H-3 CDV040 DB11 6-23-94 ae

*For reference only. BSC is an ANSI standard for Basic Space Centering.

Trademarks

Copyright © 1994 Advanced Micro Devices, Inc. All rights reserved.

AMD and the AMD logo are registered trademarks of Advanced Micro Devices, Inc.

Flashrite is a trademark of Advanced Micro Devices, Inc.


Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

14 Am27C2048


PHYSICAL DIMENSIONS*

CLV044

44-Pin Square Ceramic Leadless Chip Carrier with UV Lens (measured in inches)



.625 MAX .080 .140 .054 .088 PLANE 2



1-C


BOTTOM VIEW

.16-0000038C-5 CLV044 DA48 6-23-94 ae


PHYSICAL DIMENSIONS*

PD 040

40-Pin Plastic Dual-In-Line Package (measured in inches)



PL 044 44-Pin Plastic Leaded Chip Carrier (measured in inches)



ational (Continued)
MERICA,
iderdaleTEL(305) 484-8600
FAX(305) 485-9736 PRE(65) 3481186
FAX(65) 348118
. (65) 346016
, iolm areaTEL(08) 98 61 80
ma) FAX(08) 98 09 06
Taipei TEL (886) 2-7153536
FAX(886) 2-7122183
KINGDOM,
ester area TEL(0925) 830380
ngton) FAX(0925) 83020
n areaTEL(0483) 74044
rg) FAX(0483) 75619
American Representatives
by, B.C DAVETEK MARKETING (604) 430-3680
a, Ontario - VITEL ELECTRONICS (613) 592-0060
sauga, Ontario –
ELECTRONICS(905) 564-9720
Quebec - VITEL ELECTRONICS (514) 636-595
, , , , , , , , , , , , , , , , , , , ,
- INDUSTRIAL
ESENTATIVES,INC (708) 967-8430
•
NZ SALES(319) 377-466
, ,
m – LORENZ SALES(913) 469-131
a – LORENZ SALES(316) 721-0500
Vista - SONIKA ELECTRONICA (619) 498-8340
lajara – SONIKA ELECTRONICA (523) 647-4250
o Ćity – SONIKA ELECTRONICA (523) 754-6480
rrey - SONIKA ELECTRONICA (523) 358-928
N
d – COM-TEK SALES, INC(616) 335-8418
on - COM-TEK SALES, INC(313) 227-000
OTA , , , , , , , , , , , , , , , , , , ,
ster Tech. Sales, Inc(612) 941-979
રા
NZ SALES(314) 997-4558
KA ` ´
NZ SALES(402) 475-4660
xico ` ´
SON DESERT STATES (505) 883-434
₹K
yracuse - NYCOM, INC (315) 437-834
auge - COMPONENT
ULTANTS, INC(516) 273-5050
, ,
ville – DOLFUSS ROOT & CO (513) 433-6776
ike – DOLFUSS ROOT & CO(216) 899-9370
LVANIA
ELL F. CLARK CO.,INC(412) 242-9500
RICO
REP ASSOC, INC(809) 746-6550
` '
T RANGE MARKETING(801) 288-250
GTON
TRA TECHNICAL SALES (206) 821-7442
SIN
ield - INDUSTRIAL
SENTATIVES,INC(414) 574-9393
i

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450 APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1994 Advanced Micro Devices, Inc CP-8.3M-7/94-0 4/7/94 11407E Printed in USA