



MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

PRELIMINARY

DRAM MODULE

1, 2, 4 MEG x 64

8, 16, 32 MEGABYTE, NONBUFFERED,
3.3V, EDO OR FAST PAGE MODE

FEATURES

- 168-pin, dual-in-line memory module (DIMM)
- Nonbuffered
- High-performance CMOS silicon-gate process
- Single +3.3V $\pm 0.3V$ power supply
- All device pins are TTL-compatible
- Refresh modes: RAS# ONLY, CAS#-BEFORE-RAS# (CBR), HIDDEN
- FAST PAGE MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses) [MT4LD(T)164A (X)]
- 2,048-cycle refresh (11 row-, 10 column-addresses) [MT8LD264A (X)]
- 2,048-cycle refresh (11 row-, 11 column-addresses) [MT16LD464A (X)]
- 5V-tolerant inputs and I/Os (5.5V maximum V_{IH} level)
- Serial Presence-Detect (SPD)

OPTIONS

- Timing
60ns access
70ns access
- Components
SOJ
TSOP (1 Meg x 64 only)
- Packages
168-pin DIMM (gold)
- Access Cycle
FAST PAGE MODE
EDO PAGE MODE

MARKING

-6
-7

D
DT

G

Blank
X

KEY TIMING PARAMETERS

EDO Operating Mode


SPEED	t_{RC}	t_{RAC}	t_{PC}	t_{AA}	t_{CAC}	t_{CAS}
-6	105ns	60ns	25ns	30ns	15ns	12ns
-7	125ns	70ns	30ns	35ns	20ns	12ns

FPM Operating Mode

SPEED	t_{RC}	t_{RAC}	t_{PC}	t_{AA}	t_{CAC}	t_{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns

PIN ASSIGNMENT (Front View) 168-Pin DIMM

(DE-9) 1 Meg x 64 SOJ version
(DE-11) 1 Meg x 64 TSOJ version
(DE-12) 2 Meg x 64 (shown), (DE-10) 4 Meg x 64



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	OE2#	86	DQ32	128	RFU
3	DQ1	45	RAS2#	87	DQ33	129	NC
4	DQ2	46	CAS2#	88	DQ34	130	CAS6#
5	DQ3	47	CAS3#	89	DQ35	131	CAS7#
6	Vcc	48	WE2#	90	Vcc	132	RFU
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	NC	94	DQ39	136	NC
11	DQ8	53	NC	95	DQ40	137	NC
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	Vcc	101	DQ45	143	Vcc
18	Vcc	60	DQ20	102	Vcc	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	RFU	104	DQ47	146	RFU
21	NC	63	NC	105	NC	147	NC
22	NC	64	Vss	106	NC	148	Vss
23	Vss	65	DQ21	107	Vss	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE0#	69	DQ24	111	RFU	153	DQ56
28	CAS0#	70	DQ25	112	CAS4#	154	DQ57
29	CAS1#	71	DQ26	113	CAS5#	155	DQ58
30	RAS0#	72	DQ27	114	NC	156	DQ59
31	OE0#	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ28	116	Vss	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	NC	121	A9	163	NC
38	NC*/A10	80	NC	122	NC	164	NC
39	NC	81	NC	123	NC	165	SA0
40	Vcc	82	SDA	124	Vcc	166	SA1
41	Vcc	83	SCL	125	RFU	167	SA2
42	RFU	84	Vcc	126	RFU	168	Vcc

*1 Meg x 64 version only



MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X) 1, 2, 4 MEG x 64 DRAM MODULES

PRELIMINARY

PART NUMBERS

PART NUMBER	DESCRIPTION
MT4LD164AG-xx	1 Meg x 64 FPM, SPD, Nonbuffered, SOJ
MT4LD164AG-xx X	1 Meg x 64 EDO, SPD, Nonbuffered, SOJ
MT4LDT164AG-xx	1 Meg x 64 FPM, SPD, Nonbuffered, TSOP
MT4LDT164AG-xx X	1 Meg x 64 EDO, SPD, Nonbuffered, TSOP
MT8LD264AG-xx	2 Meg x 64 FPM, SPD, Nonbuffered, SOJ
MT8LD264AG-xx X	2 Meg x 64 EDO, SPD, Nonbuffered, SOJ
MT16LD464AG-xx	4 Meg x 64 FPM, SPD, Nonbuffered, SOJ
MT16LD464AG-xx X	4 Meg x 64 EDO, SPD, Nonbuffered, SOJ

xx = speed, SPD = serial presence-detect

GENERAL DESCRIPTION

The MT4LD(T)164A (X), MT8LD264A (X) and MT16LD464A (X) are randomly accessed 8MB, 16MB and 32MB solid-state memories organized in a x64 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20/21/22 address bits, which are entered 10/11 bits (A0-A10) at RAS# time and 10/11 bits (A0-A10) at CAS# time.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS# followed by a column-address strobed-in by CAS#. CAS# may be toggled-in by holding RAS# LOW and strobing-in different column-addresses, thus executing faster memory cycles.

Returning RAS# HIGH terminates the FAST PAGE MODE operation.

EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides for CAS# precharge time (¹CP) to occur without the output data going invalid. This elimination of CAS# output control provides for pipeline READs.

FAST PAGE MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO-PAGE-MODE DRAMs operate similar to FAST PAGE MODE DRAMs, except data will remain valid or become valid after CAS# goes HIGH during READs, provided RAS# and OE# are held LOW. If OE# is pulsed while RAS# and CAS# are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE# is toggled or pulsed after CAS# goes HIGH while RAS# remains LOW, data will transition to and remain High-Z.

During an application, if the DQ outputs are wire OR'd, OE# must be used to disable idle banks of DRAMs. Alternatively, pulsing WE# to the idle banks during CAS# HIGH time will also High-Z the outputs. Independent of OE# control, the outputs will disable after 'OFF', which is referenced from the rising edge of RAS# or CAS#, whichever occurs last (reference the MT4LC4M4E8 DRAM data sheet for additional information on EDO functionality).


SERIAL PRESENCE-DETECT EEPROM

This module incorporates Serial Presence Detect (SPD). The SPD function is implemented using a 2,048 bit EEPROM. This nonvolatile storage device contains data programmed by Micron that identifies the module type and various DRAM organization and timing parameters. System READ/ WRITE operations to the EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0) which provide the EEPROM device address. The EEPROM device operates with a V_{cc} of 3.3V ±0.3V.



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES


FUNCTIONAL BLOCK DIAGRAM
MT4LD(T)164A (X) (8MB)






PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM
MT8LD264A (X) (16MB)



FUNCTIONAL BLOCK DIAGRAM
MT16LD464A (X) (32MB)





PRELIMINARY

MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

SERIAL PRESENCE-DETECT EEPROM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1) ($V_{CC} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V_{IH}	$V_{CC} \times .7$	$V_{CC} \times .5$	V	
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	$V_{CC} \times .3$	V	
OUTPUT LOW VOLTAGE, $I_{OUT} = 3mA$	V_{OL}		0.4	V	
INPUT LEAKAGE CURRENT, $V_{IN} = GND$ to V_{CC}	I_{LI}		10	μA	
OUTPUT LEAKAGE CURRENT, $V_{OUT} = GND$ to V_{CC}	I_{LO}		10	μA	
STANDBY CURRENT SCL = SDA = $V_{CC} - 0.3V$, All other inputs = GND or $V_{CC} 3.3V + 10\%$	I_{SB}		30	μA	
POWER SUPPLY CURRENT SCL clock frequency = 100 KHz	I_{CC}		2	mA	

SERIAL PRESENCE-DETECT EEPROM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 1) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS					
PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t_{AA}	0.3	3.5	μs	
Time the bus must be free before a new transition can start	t_{BUF}	4.7		μs	
Data-out hold time	t_{DH}	300		ns	
SDA and SCL fall time	t_F		300	ns	
Data-in hold time	$t_{HD:DAT}$	0		μs	
Start condition hold time	$t_{HD:STA}$	4		μs	
Clock HIGH period	t_{HIGH}	4		μs	
Noise suppression time constant at SCL, SDA inputs	t_I		100	ns	
Clock LOW period	t_{LOW}	4.7		μs	
SDA and SCL rise time	t_R		1	μs	
SCL clock frequency	f_{SCL}		100	KHz	
Data-in setup time	$t_{SU:DAT}$	250		ns	
Start condition setup time	$t_{SU:STA}$	4.7		μs	
Stop condition setup time	$t_{SU:STO}$	4.7		μs	
WRITE cycle time	t_{WR}		10	ms	31



PRELIMINARY

MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

SERIAL PRESENCE-DETECT MATRIX

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
BYTE 0: NUMBER OF BYTES USED BY MICRON								
128	1	0	0	0	0	0	0	0
BYTE 1: TOTAL NUMBER OF SPD MEMORY BYTES								
256	0	0	0	0	1	0	0	0
BYTE 2: MEMORY TYPE								
FAST PAGE MODE	0	0	0	0	0	0	0	1
EDO PAGE MODE	0	0	0	0	0	0	1	0
BYTE 3: NUMBER OF ROW ADDRESSES								
10 - (8MB)	0	0	0	0	1	0	1	0
11 - (16MB, 32MB)	0	0	0	0	1	0	1	1
BYTE 4: NUMBER OF COLUMN ADDRESSES								
10 - (8MB, 16MB)	0	0	0	0	1	0	1	0
11 - (32MB)	0	0	0	0	1	0	1	1
BYTE 5: NUMBER OF BANKS								
1	0	0	0	0	0	0	0	1
BYTE 6: DATA WIDTH								
x64	0	1	0	0	0	0	0	0
BYTE 7: DATA WIDTH (continued)								
NONE	0	0	0	0	0	0	0	0
BYTE 8: VOLTAGE INTERFACE								
LVTTL	0	0	0	0	0	0	0	1
BYTE 9: RAS# ACCESS TIME								
60ns	0	0	1	1	1	1	0	0
70ns	0	1	0	0	0	1	1	0
BYTE 10: CAS# ACCESS TIME								
15ns	0	0	0	0	1	1	1	1
20ns	0	0	0	1	0	1	0	0
BYTE 11: MODULE CONFIGURATION TYPE								
NON-PARITY	0	0	0	0	0	0	0	0
BYTE 12: REFRESH RATES								
NORMAL (15.625µs)	0	0	0	0	0	0	0	0

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH" / "driven to LOW."



PRELIMINARY

MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	RAS0#, RAS2#	Input	Row-Address Strobe: RAS# is used to clock-in the 10/11 row-address bits. Two RAS# inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	CAS0#-7#	Input	Column-Address Strobe: CAS# is used to clock-in the 10/11 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight CAS# inputs allow byte access control for any memory bank configuration.
27, 48	WE0#, WE2#	Input	Write Enable: WE# is the READ/WRITE control for the DQ pins. WE0# controls DQ0-DQ31. WE2# controls DQ32-DQ63. If WE# is LOW prior to CAS# going LOW, the access is an EARLY WRITE cycle. If WE# is HIGH while CAS# is LOW, the access is a READ cycle, provided OE# is also LOW. If WE# goes LOW after CAS# goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	OE0#, OE2#	Input	Output Enable: OE# is the input/output control for the DQ pins. OE0# controls DQ0-DQ31. OE2# controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by RAS# and CAS#.
2-5, 7-11, 13-17, 19-20, 55-58, 60, 65-67, 69-72, 74-77, 86-89, 91-95, 97-101, 103-104, 139-142, 144, 149-151, 153-156, 158-161	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding CAS# select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
42, 62, 111, 115, 125, 126, 128, 132, 146	RFU	—	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 41, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +3.3V ±0.3V
1, 12, 23, 32, 43, 54, 64, 68, 78, 85, 96, 107, 116, 127, 138, 148, 152, 162	Vss	Supply	Ground
82	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
83	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
165-167	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

TRUTH TABLE

FUNCTION		RAS#	CAS#	WE#	OE#	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ0-63
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO/FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
	Any Cycle (X version)	L	L→H	H	L	n/a	n/a	Data-Out
EDO/FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
EDO/FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS#-ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z



MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

PRELIMINARY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Pin Relative to Vss -1V to +4.6V
Voltage on Inputs, NC or I/O pins
Relative to Vss -1V to +5.5V
Operating Temperature, T_A (ambient) 0°C to +70°C
Storage Temperature (plastic) -55°C to +125°C
Power Dissipation 8W
Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1) (V_{cc} = +3.3V ±0.3V)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs		V _{IH}	2.0	5.5	V	2
Input Low (Logic 0) Voltage, all inputs		V _{IL}	-1.0	0.8	V	2
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	CAS0#-CAS7#	I _{I1}	-4	4	μA	
	A0-A10	I _{I2}	-32	32	μA	
	WE0#,2#,OE0#,2#	I _{I3}	-16	16	μA	
	RAS0#,2#	I _{I4}	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	DQ0-DQ63	I _{OZ}	-10	10	μA	
OUTPUT LEVELS		V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -2mA)		V _{OL}		0.4	V	
Output Low Voltage (I _{OUT} = 2mA)						



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1) ($V_{CC} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) (RAS# = CAS# = V_{IH})	I _{CC1}	8MB	8	8	mA	
		16MB	16	16		
		32MB	32	32		
STANDBY CURRENT: (CMOS) (RAS# = CAS# = $V_{CC} - 0.2V$)	I _{CC2}	8MB	2	2	mA	
		16MB	4	4		
		32MB	8	8		
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC3}	8MB	680	620	mA	3, 25
		16MB	1,040	960		
		32MB	1,920	1,760		
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = V_{IL} , CAS#, address cycling: $t_{PC} = t_{PC} [MIN]$)	I _{CC4}	8MB	400	360	mA	3, 25
		16MB	720	640		
		32MB	1,440	1,280		
OPERATING CURRENT: EDO PAGE MODE (X version only) Average power supply current (RAS# = V_{IL} , CAS#, address cycling: $t_{PC} = t_{PC} [MIN]$)	I _{CC5} (X only)	8MB	560	520	mA	3, 25
		16MB	960	880		
		32MB	1,760	1,600		
REFRESH CURRENT: RAS# ONLY Average power supply current (RAS# cycling, CAS# = V_{IH} : $t_{RC} = t_{RC} [MIN]$)	I _{CC6}	8MB	640	580	mA	3, 25
		16MB	1,040	960		
		32MB	1,920	1,760		
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC7}	8MB	600	560	mA	3, 4
		16MB	1,040	960		
		32MB	1,920	1,760		

CAPACITANCE

PARAMETER	SYM	MAX			UNITS	NOTES
		8MB	16MB	32MB		
Input Capacitance: A0-A10	C _{I1}	26	48	90	pF	2
Input Capacitance: WE0#, WE2#, OE0#, OE2#, RAS0#, RAS2#	C _{I2}	18	34	64	pF	2
Input Capacitance: CAS0# - CAS7#	C _{I3}	10	10	18	pF	2
Input Capacitance: SCL, SA0-SA2	C _{I4}	6	6	6	pF	2
Input/Output Capacitance: DQ0-DQ63, SDA	C _{I0}	10	10	10	pF	2



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

FAST PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Access time from column-address	t _{AA}		30		35	ns	
Column-address hold time (referenced to RAS#)	t _{AR}	50		55		ns	
Column-address setup time	t _{ASC}	0		0		ns	
Row-address setup time	t _{ASR}	0		0		ns	
Column-address to WE# delay time	t _{AWD}	55		60		ns	23
Access time from CAS#	t _{CAC}		15		20	ns	14
Column-address hold time	t _{CAH}	10		15		ns	
CAS# pulse width	t _{CAS}	15	10,000	20	10,000	ns	
CAS# hold time (CBR REFRESH)	t _{CHR}	15		15		ns	4
CAS# to output in Low-Z	t _{CLZ}	3		3		ns	26
CAS# precharge time	t _{CP}	10		10		ns	15
Access time from CAS# precharge	t _{CPA}		35		40	ns	
CAS# to RAS# precharge time	t _{CRP}	5		5		ns	
CAS# hold time	t _{CSH}	60		70		ns	
CAS# setup time (CBR REFRESH)	t _{CSR}	5		5		ns	4
CAS# to WE# delay time	t _{CWD}	40		45		ns	23
Write command to CAS# lead time	t _{CWL}	15		20		ns	
Data-in hold time	t _{DH}	10		15		ns	22
Data-in hold time (referenced to RAS#)	t _{DHR}	45		55		ns	
Data-in setup time	t _{DS}	0		0		ns	22
Output disable	t _{OD}	3	15	3	20	ns	
Output enable	t _{OE}		15		20	ns	
OE# hold time from WE# during READ-MODIFY-WRITE cycle	t _{OEH}	15		20		ns	
Output buffer turn-off delay	t _{OFF}	3	15	3	20	ns	19, 26
OE# setup prior to RAS# during HIDDEN REFRESH cycle	t _{ORD}	0		0		ns	



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

FAST PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{cc} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
FAST-PAGE-MODE READ or WRITE cycle time	'PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	'PRWC	85		95		ns	
Access time from RAS#	'RAC		60		70	ns	13
RAS# to column-address delay time	'RAD	15	30	15	35	ns	17
Row-address hold time	'RAH	10		10		ns	
Column-address to RAS# lead time	'RAL	30		35		ns	
RAS# pulse width	'RAS	60	10,000	70	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	'RASP	60	100,000	70	100,000	ns	
Random READ or WRITE cycle time	'RC	110		130		ns	
RAS# to CAS# delay time	'RCD	20	45	20	50	ns	16
Read command hold time (referenced to CAS#)	'RCH	0		0		ns	18
Read command setup time	'RCS	0		0		ns	
Refresh period (1,024 cycles)	'REF		16		16	ms	
Refresh period (2,048 cycles)	'REF		32		32	ms	
RAS# precharge time	'RP	40		50		ns	
RAS# to CAS# precharge time	'RPC	0		0		ns	
Read command hold time (referenced to RAS#)	'RRH	0		0		ns	18
RAS# hold time	'RSH	15		20		ns	
READ WRITE cycle time	'RWC	150		180		ns	
RAS# to WE# delay time	'RWD	85		95		ns	23
Write command to RAS# lead time	'RWL	15		20		ns	
Transition time (rise or fall)	'T	3	50	3	50	ns	
Write command hold time	'WCH	10		15		ns	
Write command hold time (referenced to RAS#)	'WCR	45		55		ns	
WE# command setup time	'WCS	0		0		ns	23
Write command pulse width	'WP	10		15		ns	
WE# hold time (CBR REFRESH)	'WRH	10		10		ns	
WE# setup time (CBR REFRESH)	'WRP	10		10		ns	



MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

PRELIMINARY

EDO PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Access time from column-address	'AA		30		35	ns	
Column-address setup to CAS# precharge during writes	'ACH	15		15		ns	
Column-address hold time (referenced to RAS#)	'AR	45		50		ns	
Column-address setup time	'ASC	0		0		ns	
Row-address setup time	'ASR	0		0		ns	
Column-address to WE# delay time	'AWD	55		60		ns	23
Access time from CAS#	'CAC		15		20	ns	14
Column-address hold time	'CAH	10		12		ns	
CAS# pulse width	'CAS	12	10,000	12	10,000	ns	
CAS# hold time (CBR REFRESH)	'CHR	10		12		ns	4
CAS# to output in Low-Z	'CLZ	0		0		ns	
Data output hold after CAS# LOW	'COH	3		3		ns	
CAS# precharge time	'CP	10		10		ns	15
Access time from CAS# precharge	'CPA		35		40	ns	
CAS# to RAS# precharge time	'CRP	5		5		ns	
CAS# hold time	'CSH	50		55		ns	
CAS# setup time (CBR REFRESH)	'CSR	5		5		ns	4
CAS# to WE# delay time	'CWD	35		40		ns	23
Write command to CAS# lead time	'CWL	15		15		ns	
Data-in hold time	'DH	10		12		ns	22
Data-in hold time (referenced to RAS#)	'DHR	45		55		ns	
Data-in setup time	'DS	0		0		ns	22
Output disable	'OD	0	15	0	15	ns	
Output enable	'OE		15		20	ns	
OE# hold time from WE# during READ-MODIFY-WRITE cycle	'OEH	12		12		ns	
OE# HIGH hold time from CAS# HIGH	'OEHC	10		10		ns	
OE# HIGH pulse width	'OEP	10		10		ns	
OE# LOW to CAS# HIGH setup time	'OES	5		5		ns	
Output buffer turn-off delay	'OFF	3	15	3	15	ns	19
OE# setup prior to RAS# during HIDDEN REFRESH cycle	'ORD	0		0		ns	19
EDO-PAGE-MODE READ or WRITE cycle time	'PC	25		30		ns	
EDO-PAGE-MODE READ-WRITE cycle time	'PRWC	75		85		ns	
Access time from RAS#	'RAC		60		70	ns	13
RAS# to column-address delay time	'RAD	12	30	12	35	ns	17
Row-address hold time	'RAH	10		10		ns	
Column-address to RAS# lead time	'RAL	30		35		ns	
RAS# pulse width	'RAS	60	10,000	70	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	'RASP	60	125,000	70	125,000	ns	
Random READ or WRITE cycle time	'RC	105		125		ns	
RAS# to CAS# delay time	'RCD	14	45	14	50	ns	16
Read command hold time (referenced to CAS#)	'RCH	0		0		ns	18
Read command setup time	'RCS	0		0		ns	
Refresh period (1,024 cycles)	'REF		16		16	ms	
Refresh period (2,048 cycles)	'REF		32		32	ms	



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

EDO PAGE MODE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
RAS# precharge time	'RP	40		50		ns	
RAS# to CAS# precharge time	'RPC	5		5		ns	
Read command hold time (referenced to RAS#)	'RRH	0		0		ns	18
RAS# hold time	'RSH	13		15		ns	
READ WRITE cycle time	'RWC	145		170		ns	
RAS# to WE# delay time	'RWD	80		90		ns	23
Write command to RAS# lead time	'RWL	15		15		ns	
Transition time (rise or fall)	'T	2	50	2	50	ns	
Write command hold time	'WCH	10		12		ns	
Write command hold time (referenced to RAS#)	'WCR	45		55		ns	
WE# command setup time	'WCS	0		0		ns	
Output disable delay from WE# (CAS# HIGH)	'WHZ	0	13	0	15	ns	
Write command pulse width	'WP	10		12		ns	
WE# pulse width for output disable when CAS# HIGH	'WPZ	10		12		ns	
WE# hold time (CBR REFRESH)	'WRH	10		10		ns	
WE# setup time (CBR REFRESH)	'WRP	10		10		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3.0V \pm 0.3V$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
6. An initial pause of $100\mu s$ is required after power-up, followed by eight RAS# refresh cycles (RAS# ONLY or CBR with WE# HIGH) before proper device operation is assured. The eight RAS# cycle wake-ups should be repeated any time the 'REF refresh requirement is exceeded.
7. AC characteristics assume $t_T = 5ns$ for FAST PAGE MODE and $2.5ns$ for EDO PAGE MODE.
8. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
9. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. If $CAS\# = V_{IH}$, data output is High-Z.
11. If $CAS\# = V_{IL}$, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and $100pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
13. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
14. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
15. If $CAS\#$ is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $CAS\#$ must be pulsed HIGH for 'CP.
16. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, access time is controlled exclusively by 'CAC.
17. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MIN})$ and $t_{CAC}(\text{MIN})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by 'AA.
18. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
19. 'OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $WE\# = \text{LOW}$ and $OE\# = \text{HIGH}$.
21. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by approximately one-half when used in the x32 mode.
22. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. 'WCS, 'RWD, 'AWD and 'CWD are not restrictive operating parameters. 'WCS applies to EARLY WRITE cycles. 'RWD, 'AWD and 'CWD apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. 'WCS, 'RWD, 'CWD and 'AWD are not applicable in a LATE WRITE cycle.
24. Refresh current increases if 'RAS is extended beyond its minimum specification.
25. Column-address changed once each cycle.
26. The 3ns minimum parameter guaranteed by design.
27. Measured with the specified current load and $100pF$.
28. 'CAC (MIN), 'CPA (MIN) and 'AA (MIN) are for reference only to help aid the user as to when to expect the earliest data to be accessed. Only 'CAC (MAX), 'CPA (MAX) and 'AA (MAX) are guaranteed.
29. For FAST PAGE MODE option, 'OFF is determined by the first RAS# or CAS# signal to transition HIGH. In comparison, 'OFF on an EDO option is determined by the latter of the RAS# and CAS# signal to transition HIGH.
30. Applies to both EDO and FAST PAGE MODE modules.
31. The SPD EEPROM WRITE cycle time (t_{WR}) is the time from a valid stop condition of a WRITE sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

READ CYCLE
(FAST PAGE MODE Module)



FAST PAGE MODE
TIMING PARAMETERS


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tAA		30		35	ns
tAR	50		55		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		15		ns
tCAS	15	10,000	20	10,000	ns
tCLZ	3		3		ns
tCRP	5		5		ns
tCSH	60		70		ns
tOD	3	15	3	20	ns
tOE		15		20	ns
tOFF	3	15	3	20	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tRAC		60		70	ns
tRAD	15	30	15	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRAS	60	10,000	70	10,000	ns
tRC	110		130		ns
tRCD	20	45	20	50	ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	40		50		ns
tRRH	0		0		ns
tRSH	15		20		ns



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

READ CYCLE
(EDO PAGE MODE Module)



- NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.
2. tOFF is referenced from rising edge of RAS# or CAS#, whichever occurs last.

EDO PAGE MODE
TIMING PARAMETERS


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tAA		30		35	ns
tACH	15		15		ns
tAR	45		50		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCAS	12	10,000	12	10,000	ns
tCLZ	0		0		ns
tCRP	5		5		ns
tCSH	50		55		ns
tOD	0	15	0	15	ns
tOE		15		15	ns
tOFF	3	15	3	15	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tRAC		60		70	ns
tRAD	12	30	12	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRAS	60	10,000	70	10,000	ns
tRC	105		125		ns
tRCD	14	45	14	50	ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	40		50		ns
tRRH	0		0		ns
tRSH	13		15		ns
tWRH	10		10		ns
tWRP	10		10		ns



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

EARLY WRITE CYCLE 30



NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

FAST PAGE MODE AND EDO PAGE MODE
TIMING PARAMETERS


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tACH (EDO)	15		15		ns
tAR (FPM)	50		55		ns
tAR (EDO)	45		50		ns
tASC	0		0		ns
tASR	0		0		ns
tCAH (FPM)	10		15		ns
tCAH (EDO)	10		12		ns
tCAS (FPM)	15	10,000	20	10,000	ns
tCAS (EDO)	12	10,000	12	10,000	ns
tCRP	5		5		ns
tCSH (FPM)	60		70		ns
tCSH (EDO)	50		55		ns
tCWL (FPM)	15		20		ns
tCWL (EDO)	15		15		ns
tDH (FPM)	10		15		ns
tDH (EDO)	10		12		ns
tDHR	45		55		ns
tDS	0		0		ns
tRAD (FPM)	15	30	15	35	ns
tRAD (EDO)	12	30	12	35	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tRAH	10		10		ns
tRAL	30		35		ns
tRAS	60	10,000	70	10,000	ns
tRC (FPM)	110		130		ns
tRC (EDO)	105		125		ns
tRCD (FPM)	20	45	20	50	ns
tRCD (EDO)	14	45	14	50	ns
tRP	40		50		ns
tRSH (FPM)	15		20		ns
tRSH (EDO)	13		15		ns
tRWL (FPM)	15		20		ns
tRWL (EDO)	15		15		ns
tWCH (FPM)	10		15		ns
tWCH (EDO)	10		12		ns
tWCR	45		55		ns
tWCS	0		0		ns
tWP (FPM)	10		15		ns
tWP (EDO)	10		12		ns
tWRH	10		10		ns
tWRP	10		10		ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
1AA		30		35	ns
1AR	50		55		ns
1ASC	0		0		ns
1ASR	0		0		ns
1CAC		15		20	ns
1CAH	10		15		ns
1CAS	15	10,000	20	10,000	ns
1CLZ	3		3		ns
1CP	10		10		ns
1CPA		35		40	ns
1CRP	5		5		ns
1CSH	60		70		ns
1OD	3	15	3	20	ns
1OE		15		20	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'OFF	3	15	3	20	ns
'PC	35		40		ns
'RAC		60		70	ns
'RAD	15	30	15	35	ns
'RAH	10		10		ns
'RAL	30		35		ns
'RASP	60	100,000	70	100,000	ns
'RCD	20	45	20	50	ns
'RCH	0		0		ns
'RCS	0		0		ns
'RP	40		50		ns
'RRH	0		0		ns
'RSH	15		20		ns

EDO-PAGE-MODE READ CYCLE




NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for ^tWRP and ^tWRH. This design implementation will facilitate compatibility with future EDO DRAMS.

EDO PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
1AA		30		35	ns
1ACH	15		15		ns
1AR	45		50		ns
1ASC	0		0		ns
1ASR	0		0		ns
1CAC		15		20	ns
1CAH	10		12		ns
1CAS	12	10,000	12	10,000	ns
1CLZ	0		0		ns
1COH	3		3		ns
1CP	10		10		ns
1CPA		35		40	ns
1CRP	5		5		ns
1CSH	50		55		ns
1OD	0	15	0	15	ns
1OE		15		20	ns
1OEHC	10		10		ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
1OEP	10		10		ns
1OES	5		5		ns
1OFF	3	15	3	15	ns
1PC	25		30		ns
1RAC		60		70	ns
1RAD	12	30	12	35	ns
1RAH	10		10		ns
1RAL	30		35		ns
1RASP	60	125,000	70	125,000	ns
1RCD	14	45	14	50	ns
1RCH	0		0		ns
1RCS	0		0		ns
1RP	40		50		ns
1RRH	0		0		ns
1RSH	13		15		ns
1WRH	10		10		ns
1WRP	10		10		ns

FAST-PAGE-MODE EARLY-WRITE CYCLE



FAST PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
1AR	50		55		ns
1ASC	0		0		ns
1ASR	0		0		ns
1CAH	10		15		ns
1CAS	15	10,000	20	10,000	ns
1CP	10		10		ns
1CRP	5		5		ns
1CSH	60		70		ns
1CWL	15		20		ns
1DH	10		15		ns
1DHR	45		55		ns
1DS	0		0		ns
1PC	35		40		ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
^t RAD	15	30	15	35	ns
^t RAH	10		10		ns
^t RAL	30		35		ns
^t RASP	60	100,000	70	100,000	ns
^t RCD	20	45	20	50	ns
^t RP	40		50		ns
^t RSH	15		20		ns
^t RWL	15		20		ns
^t WCH	10		15		ns
^t WCR	45		55		ns
^t WCS	0		0		ns
^t WP	10		15		ns

[illegible]

NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMS.


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
ACH	15		15		ns
AR	45		50		ns
ASC	0		0		ns
ASR	0		0		ns
CAH	10		12		ns
CAS	12	10,000	12	10,000	ns
CP	10		10		ns
CRP	5		5		ns
CSH	50		55		ns
CWL	15		15		ns
DH	10		12		ns
DHR	45		55		ns
DS	0		0		ns
PC	25		30		ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
¹ RAD	12	30	12	35	ns
¹ RAH	10		10		ns
¹ RAL	30		35		ns
¹ RASP	60	125,000	70	125,000	ns
¹ RCD	14	45	14	50	ns
¹ RP	40		50		ns
¹ RSH	13		15		ns
¹ RWL	15		15		ns
¹ WCH	10		12		ns
¹ WCR	45		55		ns
¹ WCS	0		0		ns
¹ WP	10		12		ns
¹ WRH	10		10		ns
¹ WRP	10		10		ns



PRELIMINARY MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X) 1, 2, 4 MEG x 64 DRAM MODULES

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




FAST PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tAA		30		35	ns
tAR	50		55		ns
tASC	0		0		ns
tASR	0		0		ns
tAWD	55		60		ns
tCAC		15		20	ns
tCAH	10		15		ns
tCAS	15	10,000	20	10,000	ns
tCLZ	3		3		ns
tCRP	5		5		ns
tCSH	60		70		ns
tCWD	40		45		ns
tCWL	15		20		ns
tDH	10		15		ns
tDS	0		0		ns
tOD	3	15	3	20	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tOE		15		20	ns
tOEH	15		20		ns
tRAC		60		70	ns
tRAD	15	30	15	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRAS	60	10,000	70	10,000	ns
tRCD	20	45	20	50	ns
tRCS	0		0		ns
tRP	40		50		ns
tRSH	15		20		ns
tRWC	150		180		ns
tRWD	85		95		ns
tRWL	15		20		ns
tWP	10		15		ns

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for $\overline{\text{WRP}}$ and $\overline{\text{WRH}}$. This design implementation will facilitate compatibility with future EDO DRAMs.

EDO PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns
'ACH	15		15		ns
'AR	45		50		ns
'ASC	0		0		ns
'ASR	0		0		ns
'AWD	55		60		ns
'CAC		15		20	ns
'CAH	10		12		ns
'CAS	12	10,000	12	10,000	ns
'CLZ	0		0		ns
'CRP	5		5		ns
'CSH	50		55		ns
'CWD	35		40		ns
'CWL	15		15		ns
'DH	10		12		ns
'DS	0		0		ns
'OD	0	15	0	15	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
^t OE		15		20	ns
^t OE _H	12		12		ns
^t RAC		60		70	ns
^t RAD	12	30	12	35	ns
^t RAH	10		10		ns
^t RAL	30		35		ns
^t RAS	60	10,000	70	10,000	ns
^t RCD	14	45	14	50	ns
^t RCS	0		0		ns
^t RP	40		50		ns
^t RSH	13		15		ns
^t RWC	145		170		ns
^t RWD	80		90		ns
^t RWL	15		15		ns
^t WP	10		12		ns
^t WRH	10		10		ns
^t WRP	10		10		ns

EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)



NOTE:

1. 'PC is for LATE WRITE cycles only.
2. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for $\overline{\text{WRP}}$ and $\overline{\text{WRH}}$. This design implementation will facilitate compatibility with future EDO DRAMs.

EDO PAGE MODE TIMING PARAMETERS


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
¹ AA		30		35	ns
¹ AR	45		50		ns
¹ ASC	0		0		ns
¹ ASR	0		0		ns
¹ AWD	55		60		ns
¹ CAC		15		20	ns
¹ CAH	10		12		ns
¹ CAS	12	10,000	12	10,000	ns
¹ CLZ	0		0		ns
¹ CP	10		10		ns
¹ CPA		35		40	ns
¹ CRP	5		5		ns
¹ CSH	50		55		ns
¹ CWD	35		40		ns
¹ CWL	15		15		ns
¹ DH	10		12		ns
¹ DS	0		0		ns
¹ OD	0	15	0	15	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
^t OE		15		20	ns
^t OE _H	12		12		ns
^t PC	25		30		ns
^t PRWC	75		85		ns
^t RAC		60		70	ns
^t RAD	12	30	12	35	ns
^t RAH	10		10		ns
^t RAL	30		35		ns
^t RASP	60	125,000	70	125,000	ns
^t RCD	14	45	14	50	ns
^t RCS	0		0		ns
^t RP	40		50		ns
^t RSH	13		15		ns
^t RWD	80		90		ns
^t RWL	15		15		ns
^t WP	10		12		ns
^t WRH	10		10		ns
^t WRP	10		10		ns



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)



▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.


EDO PAGE MODE
TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30		35	ns
tACH	15		15		ns
tAR	45		50		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCAS	12	10,000	12	10,000	ns
tCOH	3		3		ns
tCP	10		10		ns
tCPA		35		40	ns
tCRP	5		5		ns
tCSH	50		55		ns
tDH	10		12		ns
tDS	0		0		ns
tOE		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tPC	25		30		ns
tRAC		60		70	ns
tRAD	12	30	12	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRASP	60	125,000	70	125,000	ns
tRCD	14	45	14	50	ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	40		50		ns
tRSH	13		15		ns
tWCH	10		12		ns
tWCS	0		0		ns
tWHZ	0	13	0	15	ns
tWRH	10		10		ns
tWRP	10		10		ns

MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
DM67 pm5 - Rev. 3/96

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)



 DON'T CARE

 UNDEFINED


NOTE: 1. Do not drive data prior to tristate.

FAST PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns
'AR	50		55		ns
'ASC	0		0		ns
'ASR	0		0		ns
'CAC		15		20	ns
'CAH	10		15		ns
'CAS	15	10,000	20	10,000	ns
'CLZ	3		3		ns
'CP	10		10		ns
'CRP	5		5		ns
'CSH	60		70		ns
'CWL	15		20		ns
'DH	10		15		ns
'DS	0		0		ns
'OFF	3	15	3	20	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
¹ PC	35		40		ns
¹ RAC		60		70	ns
¹ RAD	15	30	15	35	ns
¹ RAH	10		10		ns
¹ RAL	30		35		ns
¹ RASP	60	100,000	70	100,000	ns
¹ RCD	20	45	20	50	ns
¹ RCS	0		0		ns
¹ RP	40		50		ns
¹ RSH	15		20		ns
¹ RWL	15		20		ns
¹ WCH	10		15		ns
¹ WCS	0		0		ns
¹ WP	10		15		ns

EDO READ CYCLE
(with WE#-controlled disable)



NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

EDO PAGE MODE
TIMING PARAMETERS


SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30		35	ns
tAR	45		50		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCAS	12	10,000	12	10,000	ns
tCLZ	0		0		ns
tCP	10		10		ns
tCRP	5		5		ns
tCSH	50		55		ns
tOD	0	15	0	15	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tOE		15		20	ns
tRAC		60		70	ns
tRAD	12	30	12	35	ns
tRAH	10		10		ns
tRCD	14	45	14	50	ns
tRCH	0		0		ns
tRCS	0		0		ns
tWHZ	0	13	0	15	ns
tWPZ	10		12		ns
tWRH	10		10		ns
tWRP	10		10		ns




PRELIMINARY MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X) 1, 2, 4 MEG x 64 DRAM MODULES

RAS#-ONLY REFRESH CYCLE ³⁰



CBR REFRESH CYCLE ³⁰ (Addresses, OE# = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Although WE# is a "don't care" at RAS# time during an access cycle (READ or WRITE), the system designer should implement WE# HIGH for t_{WRP} and t_{WRH}. This design implementation will facilitate compatibility with future EDO DRAMs.

FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
t _{ASr}	0		0		ns
t _{CHR} (FPM)	15		15		ns
t _{CHR} (EDO)	10		12		ns
t _{CP}	10		10		ns
t _{CRP}	5		5		ns
t _{CSR}	5		5		ns
t _{RAH}	10		10		ns
t _{RAS}	60	10,000	70	10,000	ns


	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
t _{RC} (FPM)	110		130		ns
t _{RC} (EDO)	105		125		ns
t _{RP}	40		50		ns
t _{RPC} (FPM)	0		0		ns
t _{RPC} (EDO)	5		5		ns
t _{WRH}	10		10		ns
t _{WRP}	10		10		ns



MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

PRELIMINARY

HIDDEN REFRESH CYCLE^{20, 30}
(WE# = HIGH; OE# = LOW)



FAST PAGE MODE AND EDO PAGE MODE
TIMING PARAMETERS


SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{AR} (FPM)	50		55		ns
t _{AR} (EDO)	45		50		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH} (FPM)	10		15		ns
t _{CAH} (EDO)	10		12		ns
t _{CHR} (FPM)	15		15		ns
t _{CHR} (EDO)	10		12		ns
t _{CLZ} (FPM)	3		3		ns
t _{CLZ} (EDO)	0		0		ns
t _{CRP}	5		5		ns
t _{OD} (FPM)	3	15	3	20	ns
t _{OD} (EDO)	0	15	0	15	ns
t _{OE}		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OFF} (FPM)	3	15	3	20	ns
t _{OFF} (EDO)	3	15	3	15	ns
t _{ORD}	0		0		ns
t _{RAC}		60		70	ns
t _{RAD} (FPM)	15	30	15	35	ns
t _{RAD} (EDO)	12	30	12	35	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RAS}	60	10,000	70	10,000	ns
t _{RC} (FPM)	110		130		ns
t _{RC} (EDO)	105		125		ns
t _{RCD} (FPM)	20	45	20	50	ns
t _{RCD} (EDO)	14	45	14	50	ns
t _{RP}	40		50		ns
t _{RSH} (FPM)	15		20		ns
t _{RSH} (EDO)	13		15		ns



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

SPD EEPROM



SERIAL PRESENCE-DETECT EEPROM
TIMING PARAMETERS


SYM	MIN	MAX	UNITS
t_{AA}	0.3	3.5	μ s
t_{BUF}	4.7		μ s
t_{DH}	300		ns
t_F		300	ns
$t_{HD:DAT}$	0		μ s
$t_{HD:STA}$	4		μ s
t_{HIGH}	4		μ s
t_I		100	ns

SYM	MIN	MAX	UNITS
t_{LOW}	4.7		μ s
t_R		1	μ s
t_{SCL}		100	KHz
$t_{SU:DAT}$	250		ns
$t_{SU:STA}$	4.7		μ s
$t_{SU:STO}$	4.7		μ s
t_{WR}		10	ms




PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

168-PIN DIMM
DE-9



168-PIN TSOP DIMM
DE-11




NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.



PRELIMINARY
MT4LD(T)164A (X), MT8LD264A (X), MT16LD464A (X)
1, 2, 4 MEG x 64 DRAM MODULES

168-PIN DIMM
DE-12



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900, Micron DataFax: 208-368-5800
E-mail: prodmktg@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992