## FEATURES

```
600 MHz/1200 Mbps data rate
3-level driver with high-Z and reflection clamps
Window and differential comparators
\pm25 mA active load
Per pin PPMU with -2.0 V to +6.5 V range
Low leakage mode (typically 4 nA)
Integrated 16-bit DACs with offset and gain correction
High speed operating voltage range: -1.5 V to +6.5 V
Dedicated VHH output pin range: 0.0 V to 13.5 V
1.1 W power dissipation per channel
Driver
    3-level voltage range: -1.5 V to +6.5 V
    Precision trimmed output resistance
    Unterminated swing: }\mathbf{200 mV minimum to 8V maximum
    725 ps minimum pulse width, VIH - VIL = 2.0 V
Comparator
    Differential and single-ended window modes
    >1.2 GHz input equivalent bandwidth
Load
    \pm25 mA current range
Per pin PPMU (PPMU)
    Force voltage/compliance range: -2.0 V to +6.5 V
    5 current ranges: }40\mathrm{ mA, 1 mA, 100 }\mu\textrm{A},10\mu\textrm{A},2\mu\textrm{A
    External sense input for system PMU
    Go/no-go comparators
Levels
    Fully integrated 16-bit DACs
    On-chip gain and offset calibration registers and
        add/multiply engine
Package
    84-lead 10 mm x 10 mm LFCSP (0.4 mm pitch)
```


## APPLICATIONS

```
Automatic test equipment
Semiconductor test systems
Board test systems
Instrumentation and characterization equipment
```


## GENERAL DESCRIPTION

The ADATE318 is a complete, single-chip ATE solution that performs the pin electronics functions of driver, comparator, and active load (DCL), four quadrant, per pin, parametric measurement unit (PPMU). It has VHH drive capability per chip to support flash memory testing applications and integrated 16-bit DACs with an on-chip calibration engine to provide all necessary dc levels for operation of the part.
The driver features three active states: data high, data low, and terminate mode, as well as a high impedance inhibit state. The inhibit state, in conjunction with the integrated dynamic clamps, facilitates the implementation of a high speed active termination. The output voltage capability is -1.5 V to +6.5 V to accommodate a wide range of ATE and instrumentation applications.
The ADATE318 can be used as a dual, single-ended drive/ receive channel or as a single differential drive/receive channel. Each channel of the ADATE318 features a high speed window comparator as well as a programmable threshold differential comparator for differential ATE applications. A four quadrant PPMU is also provided per channel.
All dc levels for DCL and PPMU functions are generated by 24 on-chip 16-bit DACs. To facilitate accurate levels programming, the ADATE318 contains an integrated calibration function to correct gain and offset errors for each functional block.
Correction coefficients can be stored on chip, and any values written to the DACs are automatically adjusted using the appropriate correction factors.
The ADATE318 uses a serial programmable interface (SPI) bus to program all functional blocks, DACs, and on-chip calibration constants. It also has an on-chip temperature sensor and over/undervoltage fault clamps for monitoring and reporting the device temperature and any output pin or PPMU voltage faults that may occur during operation.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
©2011 Analog Devices, Inc. All rights reserved.

## ADATE318

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
SPI Timing Details ..... 22
Absolute Maximum Ratings ..... 27
Thermal Resistance ..... 27
ESD Caution ..... 27
Pin Configuration and Function Descriptions ..... 28
Typical Performance Characteristics ..... 31
SPI Interconnect Details ..... 49
Use of the SPI BUSY Pin ..... 50
Reset Sequence and the $\overline{\text { RST }}$ Pin ..... 51
SPI Register Definitions and Memory Map ..... 52
Control Register Details. ..... 55
Level Setting DACs ..... 63
DAC Update Modes ..... 63
DAC Transfer Functions ..... 67
Gain and Offset Correction ..... 68
$\mathrm{X}_{2}$ Registers ..... 68
Sample Calculations of m and c ..... 68
Power Supply, Grounding, and Decoupling Strategy ..... 70
User Information and Truth Tables ..... 71
Alarm Functions ..... 72
PPMU External Capacitors. ..... 72
Temperature Sensor ..... 72
Default Test Conditions ..... 73
Detailed Functional Block Diagrams. ..... 74
Outline Dimensions ..... 80
Ordering Guide ..... 80

## REVISION HISTORY

4/11-Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## ADATE318

## SPECIFICATIONS

$\mathrm{VDD}=+10.0 \mathrm{~V}, \mathrm{VCC}=+2.5 \mathrm{~V}, \mathrm{VSS}=-6.0 \mathrm{~V}, \mathrm{VPLUS}=+16.75 \mathrm{~V}, \mathrm{VTTCx}=+1.2 \mathrm{~V}, \mathrm{VREF}=5.000 \mathrm{~V}, \mathrm{VREFGND}=0.000 \mathrm{~V}$. All test conditions are as defined in Table 32. All specified values are at $\mathrm{T}_{\mathrm{J}}=50^{\circ} \mathrm{C}$, where $\mathrm{T}_{\mathrm{J}}$ corresponds to the internal temperature sensor reading (THERM pin), unless otherwise noted. Temperature coefficients are measured around $\mathrm{T}_{\mathrm{J}}=50^{\circ} \pm 20^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are based on statistical mean of design, simulation analyses, and/or limited bench evaluation data. Typical values are neither tested nor guaranteed. See Table 16 for an explanation of test levels.

Table 1. Detailed Electrical Specifications

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOTAL FUNCTION |  |  |  |  |  |  |
| Output Leakage Current, DCL Disable PPMU Range E | -10.0 | $\pm 4.0$ | +10.0 | nA | P | $-2.0 \mathrm{~V}<\mathrm{VDUTx}<+6.5 \mathrm{~V}$, PPMU and DCL disabled, PPMU Range $\mathrm{E}, \mathrm{VCL}=-2.5 \mathrm{~V}, \mathrm{VCH}=+7.5 \mathrm{~V}$ |
| PPMU Range A, Range B, Range C, and Range D |  | $\pm 4.0$ |  | $n A$ | $\mathrm{C}_{\mathrm{T}}$ | $-2.0 \mathrm{~V}<\mathrm{VDUTx}<+6.5 \mathrm{~V}, \mathrm{PPMU}$ and DCL disabled, PPMU Range A, Range B, Range C, Range D, VCL $=-2.5 \mathrm{~V}$, $\mathrm{VCH}=+7.5 \mathrm{~V}$ |
| Output Leakage Current, Driver High-Z Mode | -2 |  | +2 | $\mu \mathrm{A}$ | P | $-2.0 \mathrm{~V}<\mathrm{VDUTx}<+7.0 \mathrm{~V}$, PPMU disabled and DCL enabled, RCVx active, $\mathrm{VCL}=-2.5 \mathrm{~V}, \mathrm{VCH}=+7.5 \mathrm{~V}$ |
| DUTx Pin Capacitance |  | 1.2 |  | pF | S | Drive VIT $=0.0 \mathrm{~V}$ |
| DUTx Pin Voltage Range | -2.0 |  | +7.0 | V | D |  |
| POWER SUPPLIES |  |  |  |  |  |  |
| Total Supply Range, VPLUS to VSS |  | 22.75 | 23.55 | V | D |  |
| VPLUS Supply, VPLUS | 15.90 | 16.75 | 17.60 | V | D | Defines dc PSR conditions |
| Positive Supply, VDD | 9.5 | 10.0 | 10.5 | V | D | Defines dc PSR conditions |
| Negative Supply, VSS | -6.3 | -6.0 | -5.7 | V | D | Defines dc PSR conditions |
| Logic Supply, VCC | 2.3 | 2.5 | 3.5 | V | D | Defines dc PSR conditions |
| Comparator Output Termination, VTTCx | 0.5 | 1.2 | 3.3 | V | D |  |
| VPLUS Supply Current, VPLUS |  | 1.1 | 2.5 | mA | P | VHH pin disabled |
|  | 4.75 | 13.28 | 16.25 | mA | P | VHH pin enabled, RCVx active, no load, VHH programmed level $=13.0 \mathrm{~V}$ |
| Logic Supply Current, VCC | -125 |  | +125 | $\mu \mathrm{A}$ | P | Quiescent (SPI is static); VCC $=2.5 \mathrm{~V}$ |
|  |  | 7.5 |  | mA | S | Current drawn during clocked portion of device reset sequence |
| Termination Supply Current, VTTCx | 30 | 45 | 50 | mA | P |  |
| Positive Supply Current, VDD | 90 | 99 | 115 | mA | P | Load power-down ( $1 \mathrm{OH}=1 \mathrm{IOL}=0 \mathrm{~mA}$ ) |
| Negative Supply Current, VSS | 155 | 172 | 185 | mA | P | Load power-down ( $1 \mathrm{OH}=1 \mathrm{OL}=0 \mathrm{~mA}$ ) |
| Total Power Dissipation | 1.9 | 2.1 | 2.3 | W | P | Load power-down ( $\mathrm{IOH}=1 \mathrm{OL}=0 \mathrm{~mA}$ ) |
| Positive Supply Current, VDD | 145 | 174 | 210 | mA | P | Load active off ( $1 \mathrm{OH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ) |
| Negative Supply Current, VSS | 210 | 246 | 280 | mA | P | Load active off ( $1 \mathrm{OH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ) |
| Total Power Dissipation | 3.0 | 3.3 | 3.6 | W | P | Load active off ( $1 \mathrm{OH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ) |
| Positive Supply Current, VDD |  | 167 |  | mA | $\mathrm{C}_{\mathrm{T}}$ | Load active off ( $\mathrm{IOH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ), calibrated |
| Negative Supply Current, VSS |  | 238 |  | mA | $\mathrm{C}_{\mathrm{T}}$ | Load active off ( $\mathrm{IOH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ), calibrated |
| Total Power Dissipation |  | 3.2 |  | W | $\mathrm{C}_{\mathrm{T}}$ | Load active off ( $\mathrm{IOH}=1 \mathrm{OL}=25 \mathrm{~mA}$ ), calibrated |
| Positive Supply Current, VDD |  | 109 |  | mA | $\mathrm{C}_{T}$ | Load power-down, PPMU standby |
| Negative Supply Current, VSS |  | 183 |  | mA | $\mathrm{C}_{\mathrm{T}}$ | Load power-down, PPMU standby |
| Total Power Dissipation |  | 2.3 |  | W | $\mathrm{C}_{\text {T }}$ | Load power-down, PPMU standby |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEMPERATURE MONITOR <br> Temperature Sensor Gain Temperature Sensor Accuracy over Temperature Range |  | $\begin{aligned} & 10 \\ & \pm 6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} / \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C}_{\mathrm{T}} \end{aligned}$ |  |
| VREF INPUT REFERENCE <br> DAC Reference Input Voltage Range (VREF Pin) <br> Input Bias Current | 4.950 | $5.000$ | $\begin{aligned} & 5.050 \\ & 100 \end{aligned}$ | V <br> $\mu \mathrm{A}$ | D <br> P | Provided externally: <br> VREF pin $=+5.000 \mathrm{~V}$ <br> VREFGND pin $=0.000 \mathrm{~V}$ (not referenced to $\mathrm{V}_{\text {dutgnd }}$ ) <br> Tested with 5.000 V applied |
| DUTGND INPUT <br> Input Voltage Range, Referenced to AGND Input Bias Current | $\begin{aligned} & -0.1 \\ & -100 \end{aligned}$ |  | $\begin{aligned} & +0.1 \\ & +100 \end{aligned}$ | V <br> $\mu \mathrm{A}$ | D P | Tested at -100 mV and +100 mV |

Table 2. Driver (VIH - VIL $\geq 100 \mathrm{mV}$ to Meet DC and AC Performance Specifications)

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| High-Speed Differential Input Characteristics |  |  |  |  |  |  |
| High Speed Input Termination Resistance: DATx, RCVx | 92 | 100 | 108 | $\Omega$ | P | Impedance between each pair of DATx and RCVx pins; push 4 mA into positive pin, force 0.8 V on negative pin, measure voltage between pins; calculate resistance ( $\Delta \mathrm{V} / \Delta \mathrm{l}$ ) |
| Input Voltage Differential: DATx, RCVx | 0.2 | 0.4 | 1.0 | V | D | $0.2 \mathrm{~V}<\mathrm{V}_{\mathrm{DM}}<1.0 \mathrm{~V}$ |
| Input Voltage Range: DATx, RCVx | 0.0 |  | 3.3 | V | D | $0.0 \mathrm{~V}<\left(\mathrm{V}_{\mathrm{CM}} \pm \mathrm{V}_{\mathrm{DM}} / 2\right)<3.3 \mathrm{~V}$ |
| Output Characteristics |  |  |  |  |  |  |
| Output High Range, VIH | -1.4 |  | +6.5 | V | D |  |
| Output Low Range, VIL | -1.5 |  | +6.4 | V | D |  |
| Output Term Range, VIT | -1.5 |  | +6.5 | V | D |  |
| Functional Amplitude (VIH - VIL) | 0.0 | 8.0 |  | V | D |  |
| DC Output Current Limit Source | 75 |  | 130 | mA | P | Drive high, VIH $=+6.5 \mathrm{~V}$, short DUTx pin to -1.5 V , measure current |
| DC Output Current Limit Sink | -130 |  | -75 | mA | P | Drive low, $\mathrm{VIL}=-1.5 \mathrm{~V}$, short DUTx pin to +6.5 V , measure current |
| Output Resistance, $\pm 40 \mathrm{~mA}$ | 46 | 48.6 | 51 | $\Omega$ | P | $\Delta$ VDUT/DIDUT; source: $\mathrm{VIH}=3.0 \mathrm{~V}$, IDUT $=+1 \mathrm{~mA},+40 \mathrm{~mA}$; sink: $\mathrm{VIL}=0.0 \mathrm{~V}$, IDUT $=-1 \mathrm{~mA},-40 \mathrm{~mA}$ |
| DC ACCURACY |  |  |  |  |  | VIH tests with $\mathrm{VIL}=-2.5 \mathrm{~V}, \mathrm{VIT}=-2.5 \mathrm{~V}$ <br> VIL tests with $\mathrm{VIH}=+7.5 \mathrm{~V}, \mathrm{VIT}=+7.5 \mathrm{~V}$ <br> VIT tests with $\mathrm{VIL}=-2.5 \mathrm{~V}, \mathrm{VIH}=+7.5 \mathrm{~V}$, unless otherwise specified |
| VIH, VIL, VIT Offset Error | -500 |  | +500 | mV | P | Measured at DAC Code 0x4000 (0 V), uncalibrated |
| VIH, VIL, VIT Offset Tempco |  | $\pm 625$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| VIH, VIL, VIT Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code $0 \times 4000$ $(0 \mathrm{~V})$ and DAC Code $0 x C 000(5 \mathrm{~V})$; based on ideal DAC transfer functions (see Table 21) |
| VIH, VIL, VIT Gain Tempco |  | $\pm 40$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| VIH, VIL, VIT DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | After two point gain/offset calibration; calibration points at $0 \times 4000$ ( 0 V ) output; $0 \times \mathrm{C} 000$ ( +5 V ) output; measured over full specified output range |
| VIH, VIL, VIT INL | -7 |  | +7 | mV | P | After two point gain/offset calibration; applies to nominal VDD $=+10.0 \mathrm{~V}$ supply case only |

Rev. $0 \mid$ Page 5 of 80

## ADATE318

| Parameter | Min | Typ | Max | Unit | Test <br> Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH, VIL, VIT Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of VIH, VIL, and VIT functional range |
| DC Levels Interaction |  |  |  |  |  | DC interaction on VIL, VIH, and VIT output level while other driver DAC levels are varied |
| VIH vs. VIL |  | $\pm 0.2$ |  | mV | $C_{T}$ | Monitor interaction on VIH $=+6.5 \mathrm{~V}$; sweep VIL $=-1.5 \mathrm{~V}$ to +6.4 V , VIT $=+1.0 \mathrm{~V}$ |
| VIH vs. VIT |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Monitor interaction on VIH $=+6.5 \mathrm{~V}$; sweep VIT $=-1.5 \mathrm{~V}$ to $+6.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$ |
| VIL vs. VIH |  | $\pm 0.2$ |  | mV | $\mathrm{C}_{T}$ | Monitor interaction on VIL $=-1.5 \mathrm{~V}$; sweep VIH $=-1.4 \mathrm{~V}$ to $+6.5 \mathrm{~V}, \mathrm{VIT}=+1.0 \mathrm{~V}$ |
| VIL vs. VIT |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Monitor interaction on VIL $=-1.5 \mathrm{~V}$; sweep VIT $=-1.5 \mathrm{~V}$ to $+6.5 \mathrm{~V}, \mathrm{VIH}=+2.0 \mathrm{~V}$ |
| VIT vs. VIH |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Monitor interaction on VIT $=+1.0 \mathrm{~V}$; sweep $\mathrm{VIH}=-1.4 \mathrm{~V}$ to $+6.5 \mathrm{~V}, \mathrm{VIL}=-1.5 \mathrm{~V}$ |
| VIT vs. VIL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Monitor interaction on VIT $=+1.0 \mathrm{~V}$; sweep $\mathrm{VIL}=-1.5 \mathrm{~V}$ to $+6.4 \mathrm{~V}, \mathrm{VIH}=+6.5 \mathrm{~V}$ |
| Overall Voltage Accuracy |  | $\pm 8$ |  | mV | $\mathrm{C}_{T}$ | VIH - VIL $\geq 100 \mathrm{mV}$; sum of INL, dc interaction, DUTGND, and tempco errors over $\pm 5^{\circ} \mathrm{C}$, after calibration |
| VIH, VIL, VIT DC PSRR |  | $\pm 10$ |  | $\mathrm{mV} / \mathrm{V}$ | $C_{T}$ | Measured at calibration points |
| AC SPECIFICATIONS |  |  |  |  |  | All ac specifications performed after calibration |
| Rise/Fall Times |  |  |  |  |  | Toggle DATx |
| 0.2 V Programmed Swing, $\mathrm{T}_{\text {RISE }}$ |  | 215 |  | ps | $\mathrm{C}_{\mathrm{B}}$ | $20 \%$ to $80 \%, \mathrm{VIH}=0.2 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 0.2 V Programmed Swing, $\mathrm{T}_{\text {FALL }}$ |  | 277 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=0.2 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 0.5 V Programmed Swing, TRISE |  | 218 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%$, VIH $=0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 0.5 V Programmed Swing, $\mathrm{T}_{\text {FALL }}$ |  | 274 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%$, VIH $=0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 1.0 V Programmed Swing, $\mathrm{T}_{\text {RISE }}$ | 150 | 222 | 320 | ps | P | $20 \%$ to $80 \%, \mathrm{VIH}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 1.0 V Programmed Swing, $\mathrm{T}_{\text {FALL }}$ | 150 | 283 | 320 | ps | P | $20 \%$ to $80 \%$, VIH $=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 2.0 V Programmed Swing, $\mathrm{T}_{\text {RISE }}$ |  | 297 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 2.0 V Programmed Swing, $\mathrm{T}_{\text {FALL }}$ |  | 322 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 3.0 V Programmed Swing, $\mathrm{T}_{\text {RISE }}$ |  | 447 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 3.0 V Programmed Swing, $\mathrm{T}_{\text {FALL }}$ |  | 397 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| 5.0 V Programmed Swing, $\mathrm{T}_{\text {RISE }}$ |  | 1117 |  | ps | $\mathrm{C}_{\text {B }}$ | $10 \%$ to $90 \%$, VIH $=5.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, unterminated |
| 5.0 V Programmed Swing, Tfall |  | 798 |  | ps | Св | $10 \%$ to $90 \%$, VIH $=5.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, unterminated |
| Rise to Fall Matching |  | -25 |  | ps | $\mathrm{C}_{\text {B }}$ | Rise to fall within one channel, $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
|  |  | -61 |  | ps | $\mathrm{C}_{\text {B }}$ | Rise to fall within one channel; $\mathrm{VIH}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Minimum Pulse Width |  |  |  |  |  | Toggle DATx |
| 0.5 V Programmed Swing |  | 725 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, timing error less than $+69 /-33 \mathrm{ps}$ |
|  |  | 725 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ amplitude loss |
| Maximum Toggle Rate |  | 2040 |  | Mbps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ loss at 50\% duty |
| 1.0 V Programmed Swing |  | 725 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, timing error less than $+58 /-35 \mathrm{ps}$ |
|  |  | 725 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ amplitude loss |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Toggle Rate |  | 2040 |  | Mbps | $C_{B}$ | $\mathrm{VIH}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ loss at 50\% duty |
| 2.0 V Programmed Swing |  | 725 |  | ps | Св | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, timing error less than $+80 /-48 \mathrm{ps}$ |
|  |  | 725 |  | ps | Св | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ amplitude loss |
| Maximum Toggle Rate |  | 1400 |  | Mbps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ loss at 50\% duty |
| 3.0 V Programmed Swing |  | 900 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, timing error less than $+50 /-83 \mathrm{ps}$ |
|  |  | 900 |  | ps | $C_{B}$ | $\mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, less than $10 \%$ amplitude loss |
| Maximum Toggle Rate |  | 1100 |  | Mbps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=3.0 \mathrm{~V}$, VIL $=0.0 \mathrm{~V}$, terminated, less than $10 \%$ amplitude loss at $50 \%$ duty cycle |
| Dynamic Performance, Drive (VIH to VIL) |  |  |  |  |  | Toggle DATx |
| Propagation Delay Time |  | 1.26 |  | ns | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Propagation Delay Tempco |  | 1.4 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{B}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Delay Matching, Edge to Edge |  | 43 |  | ps | $C_{B}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, rising vs. falling |
| Delay Matching, Channel to Channel |  | 32 |  | ps | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, rising vs. rising, falling vs. falling |
| Delay Change vs. Duty Cycle |  | -28 |  | ps | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, $5 \%$ to $95 \%$ duty cycle |
| Overshoot and Undershoot |  | -116 |  | mV | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, driver CLC set to 0 |
| Settling Time (VIH to VIL) |  |  |  |  |  | Toggle DATx |
| To Within 3\% of Final Value |  | 1.7 |  | ns | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| To Within 1\% of Final Value |  | 45 |  | ns | $C_{B}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Dynamic Performance, VTerm (VIH or VIL to/from VIT) |  |  |  |  |  | Toggle RCVx |
| Propagation Delay Time |  | 1.39 |  | ns | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Propagation Delay Tempco |  | 2.3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Transition Time, Active to VIT |  | 310 |  | ps | $\mathrm{C}_{\mathrm{B}}$ | $20 \%$ to $80 \%$, VIH $=2.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Transition Time, VIT to Active |  | 329 |  | ps | $\mathrm{C}_{\text {B }}$ | $20 \%$ to $80 \%, \mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIT}=1.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Dynamic Performance, Inhibit (VIH or VIL to/from Inhibit) |  |  |  |  |  | Toggle RCVx |
| Transition Time, Inhibit to Active |  | 357 |  | ps | $C_{B}$ | $20 \%$ to $80 \%$, VIH $=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| Transition Time, Active to Inhibit |  | 1.34 |  | ns | $\mathrm{C}_{\mathrm{B}}$ | $20 \%$ to $80 \%$, VIH $=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| Prop Delay, Inhibit to VIH |  | 2.6 |  | ns | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated; measured from RCVx input crossing to DUTx pin output 50\% |
| Prop Delay, Inhibit to VIL |  | 2.8 |  | ns | $C_{B}$ | $\mathrm{VIH}=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| Prop Delay Matching, Inhibit to VIL vs. Inhibit to VIH |  | 52 |  | ps | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| Prop Delay, VIH to Inhibit |  | 2.29 |  | ns | $C_{B}$ | $\mathrm{VIH}=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated, measured from RCVx input crossing to DUTx pin output 50\% |
| Prop Delay, VIL to Inhibit |  | 2.02 |  | ns | $C_{B}$ | $\mathrm{VIH}=+1.0 \mathrm{~V}, \mathrm{VIL}=-1.0 \mathrm{~V}$, terminated |
| I/O Spike |  | 24 |  | mV pkpk | $C_{B}$ | $\mathrm{VIH}=0.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |
| Driver Pre-Emphasis (CLC) |  |  |  |  |  |  |
| Pre-Emphasis Amplitude Rising |  | 35 |  | \% | Св | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, DRV_CLC_x[15:13] $=7$ |
|  |  | 14 |  | \% | $C_{B}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, DRV_CLC_x[15:13] $=0$ |
| Pre-Emphasis Amplitude Falling |  | 24 |  | \% | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, DRV_CLC_x[15:13] $=7$ |
|  |  | 16 |  | \% | $\mathrm{C}_{\text {B }}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated, DRV_CLC_x[15:13] $=0$ |

## ADATE318

| Parameter | Min | Typ | Max | Unit | Test <br> Level |
| :---: | :---: | :---: | :--- | :--- | :--- |
| Pre-Emphasis Resolution | 2 |  | Conditions |  |  |
| Pre-Emphasis Time Constant |  | 0.8 | Ds | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{VIH}=2.0 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, terminated |

Table 3. Reflection Clamp (Clamp Accuracy Specifications Apply Only When VCH - VCL $>0.8$ V)

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCH/VCL PROGRAMMABLE RANGE | -2.5 |  | +7.5 | V | D | DC specifications apply over full functional range unless noted. |
| VCH |  |  |  |  |  |  |
| VCH Functional Range | -1.2 |  | +7.0 | V | D |  |
| VCH Offset Error | -300 |  | +300 | mV | P | Driver high-Z, sinking 1 mA , measured at DAC Code $0 \times 4000$, uncalibrated. |
| VCH Offset Tempco |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| VCH Gain | 1.0 |  | 1.1 | V/V | P | Driver high-Z, sinking 1 mA , gain derived from measurements at DAC Code $0 \times 4000(0 \mathrm{~V})$ and DAC Code $0 \times C 000(5 \mathrm{~V})$, based on ideal DAC transfer function (see Table 21). |
| VCH Gain Tempco |  | $\pm 30$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{T}}$ |  |
| VCH Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VCH DNL |  | $\pm 1$ |  | mV | $C_{T}$ | Driver high-Z, sinking 1 mA , after two point gain/offset calibration; calibration points at DAC Code $0 \times 4000(0 \mathrm{~V})$ and DAC Code 0xC000 ( 5 V ), measured over functional clamp range. |
| VCH INL | -20 |  | +20 | mV | P | Driver high-Z, sinking 1 mA , after two point gain/offset calibration; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times \mathrm{C} 000$ $(5 \mathrm{~V})$, measured over functional clamp range. |
| VCL |  |  |  |  |  |  |
| VCL Functional Range | -2 |  | +6.2 | V | D |  |
| VCL Offset Error | -300 |  | +300 | mV | P | Driver high-Z, sourcing 1 mA , measured at DAC Code $0 \times 4000$, uncalibrated. |
| VCL Offset Tempco |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{T}}$ |  |
| VCL Gain | 1.0 |  | 1.1 | V/V | P | Drive high-Z, sourcing 1 mA , gain derived from measurements at DAC Code 0x4000 (0 V) and DAC Code $0 x C 000(5 \mathrm{~V})$, based on ideal DAC transfer function (see Table 21). |
| VCL Gain Tempco |  | $\pm 30$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{T}}$ |  |
| VCL Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VCL DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Driver high-Z, sourcing 1 mA , after two point gain/offset calibration; calibration points at 0x4000 (0 V) and 0xC000 ( +5 V ), measured over functional clamp range. |
| VCL INL | -20 |  | +20 | mV | P | Driver high-Z, sourcing 1 mA , after two point gain/offset calibration; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times \mathrm{C} 000$ ( +5 V ), measured over functional clamp range. |
| DC Clamp Current Limit, VCH | -120 |  | -75 | mA | P | Driver high-Z, VCH $=0 \mathrm{~V}, \mathrm{VCL}=-2.0 \mathrm{~V}, \mathrm{VDUT} x=+5.0 \mathrm{~V}$. |
| DC Clamp Current Limit, VCL | +75 |  | +120 | mA | P | Driver high-Z, VCH $=+6.0 \mathrm{~V}, \mathrm{VCL}=+5.0 \mathrm{~V}, \mathrm{VDUTx}=0.0 \mathrm{~V}$. |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range, measured at end points of VCH and VCL functional range. |

Table 4. Normal Window Comparator (NWC) (Unless Otherwise Specified: VOH Tests at VOL $=\mathbf{- 1 . 5}$ V, VOL Tests at VOH $=+6.5 \mathrm{~V}$, Specifications Apply to Both Comparators)

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Range | -1.5 |  | +6.5 | V | D |  |
| Differential Voltage Range | $\pm 0.1$ |  | $\pm 8.0$ | V | D |  |
| Comparator Input Offset Voltage | -250 |  | +250 | mV | P | Measured at DAC Code 0x4000 (0V), uncalibrated |
| Input Offset Voltage Tempco |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code $0 \times 4000(0 \mathrm{~V})$ and DAC Code 0xC000 (5 V); based on ideal DAC transfer function (see Table 21) |
| Gain Tempco |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Threshold Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| Threshold DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | Measured over -1.5 V to +6.5 V functional range after two point gain/offset calibration; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times \mathrm{C} 000(5 \mathrm{~V})$ |
| Threshold INL | -7 |  | +7 | mV | P | Measured over -1.5 V to +6.5 V functional range after two point gain/offset calibration; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times \mathrm{C} 000(5 \mathrm{~V})$ |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of VOH and VOL functional range |
| Uncertainty Band |  | 5 |  | mV | $C_{B}$ | VDUTx $=0 \mathrm{~V}$, sweep comparator threshold to determine the uncertainty band |
| Maximum Programmable Hysteresis |  | 96 |  | mV | $\mathrm{C}_{\text {B }}$ |  |
| Hysteresis Resolution |  | 5 |  | mV | D | Calculated over hystersis control Code 10 to Code 31 |
| DC PSRR |  | $\pm 5$ |  | $\mathrm{mV} / \mathrm{V}$ | $\mathrm{C}_{T}$ | Measured at calibration points |
| Digital Output Characteristics |  |  |  |  |  |  |
| Internal Pull-Up Resistance to Comparator, VTTC | 46 | 50 | 54 | $\Omega$ | P | Pull 1 mA and 10 mA from Logic 1 leg and measure $\Delta \mathrm{V}$ to calculate resistance; measured $\Delta \mathrm{V} / 9 \mathrm{~mA}$; done for both comparator logic states |
| Comparator Termination Voltage, VTTC | 0.5 | 1.2 | 3.3 | V | D |  |
| Common Mode Voltage |  | VTTC - 0.3 |  | V | $C_{T}$ | Measured with $100 \Omega$ differential termination |
|  | $\begin{aligned} & \text { VTTC - } \\ & 0.5 \end{aligned}$ |  | VTTC | V | P | Measured with no external termination |
| Differential Voltage |  | 250 |  | mV | $C_{T}$ | Measured with $100 \Omega$ differential termination |
|  | 450 | 500 | 550 | mV | P | Measured with no external termination |
| Rise/Fall Times, 20\% to 80\% |  | 166 |  | ps | $C_{B}$ | Measured with $50 \Omega$ to external termination voltage (VTTC) |
| AC SPECIFICATIONS |  |  |  |  |  | All ac specifications performed after dc level calibration, input transition time of $\sim 200 \mathrm{ps}, 20 \%$ to $80 \%$, measured with $50 \Omega$ to external termination voltage (VTTC); peaking set to $C L C=2$, unless otherwise specified |
| Propagation Delay, Input to Output |  | 0.93 |  | ns | $\mathrm{C}_{\text {B }}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Tempco |  | 1.6 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\text {B }}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Matching High Transition to Low Transition |  | 7 |  | ps | $\mathrm{C}_{\text {B }}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Propagation Delay Matching High to Low Comparator |  | 7 |  | ps | $C_{B}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |

## ADATE318

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Dispersion |  |  |  |  |  |  |
| Slew Rate 400 ps vs. 1 ns (20\% to 80\%) |  | 19 |  | ps | $C_{B}$ | VDUTx: 0 V to 0.5 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.25 \mathrm{~V}$ |
| Overdrive 250 mV vs. 1.0 V |  | 40 |  | ps | $C_{B}$ | For 250 mV , VDUTx: 0 V to 0.5 V swing; for 1.0 V , VDUTx: 0 V to 1.25 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.25 \mathrm{~V}$ |
| 1 V Pulse Width 0.7 ns, 1 ns, 5 ns, 10 ns |  | +2/-17 |  | ps | $C_{B}$ | VDUTx: 0 V to 1.0 V swing at~32.0 MHz; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| 0.5 V Pulse Width 0.6 ns, 1 ns, 5 ns, 10 ns |  | +3/-24 |  | ps | $\mathrm{C}_{\mathrm{B}}$ | VDUTx: 0 V to 0.5 V swing at~32.0 MHz, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.25 \mathrm{~V}$ |
| Duty Cycle 5\% to 95\% |  | 21 |  | ps | $C_{B}$ | VDUTx: 0 V to 1.0 V swing at~32.0 MHz; driver term mode, VIT $=0.0 \mathrm{~V}$, comparator threshold $=0.5 \mathrm{~V}$ |
| Minimum Detectable Pulse Width |  | 0.5 |  | ns | $C_{B}$ | VDUTx: 0 V to 1.0 V swing at 32.0 MHz , driver term mode, VIT $=0.0 \mathrm{~V}$; greater than $50 \%$ output differential amplitude |
| Input Equivalent Bandwidth, Terminated |  | 1520 |  | MHz | $C_{B}$ | VDUTx: 0 V to 1.0 V swing; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}, \mathrm{CLC}=2$; as measured by shmoo plot; $\mathrm{f}_{\text {EQUIV }}=0.22 / \sqrt{ }\left(\mathrm{t}_{\text {MEAS }}{ }^{2}-\mathrm{t}_{\text {DUT }}{ }^{2}\right)$ |
| ERT High-Z Mode, 3 V, 20\% to 80\% |  | 721 |  | ps | $C_{B}$ | VDUTx: 0 V to 3.0 V swing, driver high- Z as measured by shmoo plot; $\mathrm{f}_{\mathrm{EQUIV}}=0.22 / \sqrt{ }\left(\mathrm{t}_{\text {MEAS }}{ }^{2}-\right.$ tout $\left.^{2}\right)$ |
| Comparator Pre-Emphasis (CLC) |  |  |  |  |  |  |
| CLC Amplitude Range |  | 16 |  | \% | $C_{B}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator pre-emphasis set to maximum |
| CLC Resolution |  | 2.3 |  | \% per bit | $C_{B}$ | 3-bit amplitude control |
| Pre-Emphasis Time Constant |  | 4.3 |  | ns | $\mathrm{C}_{\mathrm{B}}$ | VDUTx: 0 V to 1.0 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator pre-emphasis set to maximum |

Table 5. Differential Mode Comparator (DMC) (Unless Otherwise Specified: VOH Tests at VOL $=-1.1 \mathrm{~V}$, VOL Tests at $\mathrm{VOH}=+\mathbf{1 . 1} \mathrm{V}$ )

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Range | -1.5 |  | +6.5 | V | D |  |
| Functional Differential Range | $\pm 0.05$ |  | $\pm 1.1$ | V | D |  |
| Maximum Differential Input |  |  | $\pm 8$ | V | D |  |
| Input Offset Voltage | -250 |  | +250 | mV | P | Offset extrapolated from measurements at DAC Code $0 \times 2666(-1 \mathrm{~V})$ and DAC Code 0x599A (+1 V), with $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |
| Offset Voltage Tempco |  | $\pm 150$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x2666 ( -1 V ) and DAC Code 0x599A (+1 V), based on ideal DAC transfer function (see Table 21) |
| Gain Tempco |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| VOH, VOL Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VOH, VOL DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | After two point gain/offset calibration, $\mathrm{V} \mathrm{Cm}=0.0 \mathrm{~V}$, calibration points at $0 \times 2666(-1 \mathrm{~V})$ and $0 \times 599 \mathrm{~A}(+1 \mathrm{~V})$ |
| VOH, VOL INL | -7 |  | +7 | mV | P | After two point gain/offset calibration, measured over $\mathrm{VOH} / \mathrm{VOL}$ range of -1.1 V to $+1.1 \mathrm{~V}, \mathrm{~V}$ СM $=0.0 \mathrm{~V}$; calibration points at $0 \times 2666(-1 \mathrm{~V})$ and $0 \times 599 \mathrm{~A}(+1 \mathrm{~V})$ |
| Uncertainty Band |  | 7 |  | mV | $\mathrm{C}_{\text {B }}$ | VDUTx = 0 V; sweep comparator threshold to determine the uncertainty band |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Programmable Hysteresis |  | 117 |  | mV | $C_{B}$ |  |
| Hysteresis Resolution |  | 5.6 |  | mV | D | Calculated over hystersis control Code 10 to Code 31 |
| CMRR | -1 |  | +1 | $\mathrm{mV} / \mathrm{V}$ | P | Offset measured at $\mathrm{V}_{\mathrm{CM}}=-1.5 \mathrm{~V}$ and +6.5 V with $\mathrm{V}_{\mathrm{DM}}=0.0 \mathrm{~V}$, offset error change |
| DC PSRR |  | $\pm 5$ |  | $\mathrm{mV} / \mathrm{V}$ | $\mathrm{C}_{\text {T }}$ | Measured at calibration points |
| AC SPECIFICATIONS |  |  |  |  |  | All ac specifications performed after dc level calibration, unless noted; input transition time ~200 ps, 20\% to 80\%, measured with $50 \Omega$ to external termination voltage (VTTC), peaking set to $C L C=2$, unless otherwise specified |
| Propagation Delay, Input to Output |  | 0.83 |  | ns | $C_{B}$ | VDUT0 $=0 \mathrm{~V}, \mathrm{VDUT1}:-0.5 \mathrm{~V}$ to +0.5 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.0 \mathrm{~V}$, repeat for other channel |
| Propagation Delay Tempco |  | 2.6 |  | ps/ $/{ }^{\circ} \mathrm{C}$ | $C_{B}$ | VDUT0 $=0 \mathrm{~V}, \mathrm{VDUT1}:-0.5 \mathrm{~V}$ to +0.5 V swing, driver term mode, VIT $=0.0 \mathrm{~V}$, comparator threshold $=0.0 \mathrm{~V}$, repeat for other channel |
| Propagation Delay Matching, High Transition to Low Transition |  | 15 |  | ps | $C_{B}$ | VDUT0 $=0 \mathrm{~V}$, VDUT1: -0.5 V to +0.5 V swing, driver term mode, VIT $=0.0 \mathrm{~V}$, comparator threshold $=0.0 \mathrm{~V}$, repeat for other channel |
| Propagation Delay Matching, High to Low Comparator |  | 17 |  | ps | $C_{B}$ | VDUT0 $=0 \mathrm{~V}, \mathrm{VDUT1}:-0.5 \mathrm{~V}$ to +0.5 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$, comparator threshold $=0.0 \mathrm{~V}$, repeat for other channel |
| Propagation Delay Change <br> (Dispersion) With Respect To |  |  |  |  |  |  |
| Slew Rate: <br> 400 ps and 1 ns (20\% to 80\%) |  | 31 |  | ps | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.5 V to +0.5 V swing; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$, repeat for other channel |
| Overdrive: <br> 250 mV and 750 mV |  | 32 |  | ps | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; for 250 mV : VDUT1: 0 V to 0.5 V swing; for 750 mV : VDUT1: 0 V to 1.0 V swing; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=-0.25 \mathrm{~V}$; repeat for other channel with comparator threshold $=+0.25 \mathrm{~V}$ |
| 1 V Pulse Width: <br> $0.7 \mathrm{~ns}, 1 \mathrm{~ns}, 5 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | $\begin{aligned} & +1 /- \\ & 21 \end{aligned}$ |  | ps | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.5 V to +0.5 V swing at 32 MHz ; driver term mode, VIT $=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; repeat for other channel |
| 0.5 V Pulse Width: <br> $0.6 \mathrm{~ns}, 1 \mathrm{~ns}, 5 \mathrm{~ns}, 10 \mathrm{~ns}$ |  | $\begin{aligned} & +1 /- \\ & 31 \end{aligned}$ |  | ps | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.25 V to +0.25 V swing at 32 MHz ; driver term mode, VIT $=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; repeat for other channel |
| Duty Cycle: 5\% to 95\% |  | 18 |  | ps | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.5 V to +0.5 V swing at 32 MHz ; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; repeat for other channel |
| Minimum Detectable Pulse Width |  | 0.5 |  | ns | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.5 V to +0.5 V swing at 32 MHz ; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; greater than $50 \%$ output differential amplitude; repeat for other channel |
| Input Equivalent Bandwidth, Terminated |  | 1038 |  | MHz | $C_{B}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.5 V to +0.5 V swing; driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}, \mathrm{CLC}=2$ as measured by shmoo; repeat for other channel |
| Comparator Pre-Emphasis (CLC) |  |  |  |  |  |  |
| CLC Amplitude Range |  | 11 |  | \% | $\mathrm{C}_{\text {B }}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.8 V to +0.8 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; comparator CLC set to maximum; repeat for other channel |
| CLC Resolution |  | 1.6 |  | \% per bit | $C_{B}$ | 3-bit amplitude control |
| Pre-Emphasis Time Constant |  | 4.8 |  | ns | $\mathrm{C}_{\text {B }}$ | VDUT0 $=0.0 \mathrm{~V}$; VDUT1: -0.8 V to +0.8 V swing, driver term mode, $\mathrm{VIT}=0.0 \mathrm{~V}$; comparator threshold $=0.0 \mathrm{~V}$; comparator CLC set to maximum; repeat for other channel |

## ADATE318

Table 6. Active Load

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  | Load active on, RCVx active, unless otherwise noted |
| Input Characteristics |  |  |  |  |  |  |
| VCOM Voltage Range | -1.5 |  | $+6.5$ | V | D | $\mid \mathrm{IOL}$ and $\mathrm{IOH} \mid \leq 1 \mathrm{~mA}$ |
|  | -1.0 |  | +5.5 | V | D | $\mid \mathrm{IOL}$ and $\mathrm{IOH} \mid \leq 25 \mathrm{~mA}$ |
| VCOM Offset | -200 |  | +200 | mV | P | Measured at DAC Code 0x4000, uncalibrated |
| VCOM Offset Tempco |  | $\pm 25$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| VCOM Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code $0 \times 4000(0 \mathrm{~V})$ and DAC Code 0xC000 ( +5 V ), based on ideal DAC transfer function (see Table 21) |
| VCOM Gain Tempco |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| VCOM Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| VCOM DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | $\mathrm{IOH}=\mathrm{IOL}=12.5 \mathrm{~mA}$; after two point gain/offset calibration; measured over VCOM range of -1.5 V to +6.5 V ; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times \mathrm{C} 000(+5 \mathrm{~V})$ |
| VCOM INL | -7 |  | +7 | mV | P | $\mathrm{IOH}=\mathrm{IOL}=12.5 \mathrm{~mA}$; after two point gain/offset calibration; measured at end points of VCOM functional range |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range |
| Output Characteristics |  |  |  |  |  |  |
| Maximum Source Current | 25 |  |  | mA | D | -1.5 V to +5.5 V DUT range |
| IOL Offset | -600 |  | $+600$ | $\mu \mathrm{A}$ | P | $\mathrm{IOH}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUT} x=0.0 \mathrm{~V}$; offset extrapolated from measurements at DAC Code $0 \times 451 \mathrm{~F}(1 \mathrm{~mA})$ and DAC Code 0xA666 ( 20 mA ) |
| IOL Offset Tempco |  | $\pm 1$ |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| IOL Gain Error | 0 |  | 25 | \% | P | $\mathrm{IOH}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=0.0 \mathrm{~V}$; gain derived from measurements at DAC Code 0x451F ( 1 mA ) and DAC Code 0xA666 $(20 \mathrm{~mA})$; based on ideal DAC transfer function (see Table 21 and Table 22) |
| IOL Gain Tempco |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| IOL Resolution |  | 763 |  | nA | D |  |
| IOL DNL |  | $\pm 4$ |  | $\mu \mathrm{A}$ | $\mathrm{C}_{T}$ | $\mathrm{IOH}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=0.0 \mathrm{~V}$; after two point gain/offset calibration; measured over IOL range, 0 mA to 25 mA ; calibrated at Code 0x451F (1 mA) and Code 0xA666 (20 mA) |
| IOL INL | -100 | $\pm 20$ | +100 | $\mu \mathrm{A}$ | P | $\mathrm{IOH}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=0.0 \mathrm{~V}$; after two point gain/offset calibration |
| IOL 90\% Commutation Voltage |  | 0.25 | 0.4 | V | P | $\mathrm{IOH}=\mathrm{IOL}=25 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$; measure IOL reference at VDUTx $=-1.0 \mathrm{~V}$; measure IOL current at VDUTx $=1.6 \mathrm{~V}$; check $>90 \%$ of reference current |
| IOL 90\% Commutation Voltage |  | 0.1 |  | V | $C_{T}$ | $\mathrm{IOH}=\mathrm{IOL}=1 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$; measure IOL reference at VDUTx $=-1.0 \mathrm{~V}$; measure IOL current at VDUTx $=1.9 \mathrm{~V}$; check $>90 \%$ of reference current |
| Maximum Sink Current | 25 |  |  | mA | D | -1.0 V to +6.5 V output range |
| IOH Offset | -600 |  | +600 | $\mu \mathrm{A}$ | P | $\mathrm{IOL}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=3.0 \mathrm{~V}$; offset extrapolated from measurements at DAC Code $0 \times 451 \mathrm{~F}(1 \mathrm{~mA})$ and DAC Code 0xA666 ( 20 mA ) |
| IOH Offset Tempco |  | $\pm 1$ |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| 10 H Gain Error | 0 |  | 25 | \% | P | $\mathrm{IOL}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=3.0 \mathrm{~V}$; gain derived from measurements at DAC Code 0x451F (1 mA) and DAC Code 0xA666 $(20 \mathrm{~mA})$; based on ideal DAC transfer function (see Table 21 and Table 22) |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOH Gain Tempco | -100 | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| IOH Resolution |  | 763 |  | nA | D |  |
| 1 OH DNL |  | $\pm 4$ |  | $\mu \mathrm{A}$ | $C_{T}$ | $\mathrm{IOL}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=3.0 \mathrm{~V}$; after two point gain/offset calibration; measured over 1 OH range, 0 mA to 25 mA ; calibrated at Code 0x451F (1 mA) and Code 0xA666 ( 20 mA ) |
| 1 OH INL |  | $\pm 25$ | +100 | $\mu \mathrm{A}$ | P | $\mathrm{IOL}=-2.5 \mathrm{~mA}, \mathrm{VCOM}=1.5 \mathrm{~V}, \mathrm{VDUTx}=3.0 \mathrm{~V}$; after two point gain/offset calibration |
| IOH 90\% Commutation Voltage |  | 0.25 | 0.4 | V | P | $1 \mathrm{OH}=\mathrm{IOL}=25 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$; measure IOH reference at VDUTx $=5.0 \mathrm{~V}$; measure IOH current at VDUTx $=2.4 \mathrm{~V}$; ensure $>90 \%$ of reference current |
|  |  | 0.1 |  | V | $C_{T}$ | $\mathrm{IOH}=\mathrm{IOL}=1 \mathrm{~mA}, \mathrm{VCOM}=2.0 \mathrm{~V}$; measure IOH reference at VDUTx $=5.0 \mathrm{~V}$; measure IOH current at VDUTx $=2.1 \mathrm{~V}$; ensure $>90 \%$ of reference current |
| AC SPECIFICATIONS |  |  |  |  |  | All ac specifications performed after dc level calibration unless noted; load active on |
| Dynamic Performance |  |  |  |  |  |  |
| Propagation Delay, Load Active On to Load Active Off; 50\%, 90\% |  | 3.1 |  | ns | $\mathrm{C}_{\text {B }}$ | Toggle RCVx; DUTx terminated $50 \Omega$ to GND; $I O L=I O H=20 \mathrm{~mA}$, $\mathrm{VIH}=\mathrm{VIL}=0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOL and -1.5 V for IOH ; measured from $50 \%$ point of $\mathrm{RCVx}-\overline{\mathrm{RCVx}}$ to $90 \%$ point of final output; repeat for drive low and drive high |
| Propagation Delay, Load Active Off to Load Active On; 50\%, 90\% |  | 4.1 |  | ns | $C_{B}$ | Toggle RCVx; DUTx terminated $50 \Omega$ to GND; IOL $=I O H=20 \mathrm{~mA}$, $\mathrm{VIH}=\mathrm{VIL}=0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOL and -1.5 V for IOH ; measured from $50 \%$ point of RCVx $-\overline{\mathrm{RCVx}}$ to $90 \%$ point of final output; repeat for drive low and drive high |
| Propagation Delay Matching |  | 1.0 |  | ns | $C_{B}$ | Toggle RCVx; DUTx terminated $50 \Omega$ to GND; $I O L=1 O H=20 \mathrm{~mA}$, $\mathrm{VIH}=\mathrm{VIL}=0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOL and -1.5 V for IOH ; active on vs. active off; repeat for drive low and drive high |
| Load Spike |  | 106 |  | mV pkpk | C ${ }_{\text {B }}$ | Toggle RCVx; DUTx terminated $50 \Omega$ to GND; $1 O L=1 O H=0 \mathrm{~mA}$, $\mathrm{VIH}=\mathrm{VIL}=0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOL and -1.5 V for IOH; repeat for drive low and drive high |
| Settling Time to 90\% |  | 1.6 |  | ns | $\mathrm{C}_{\text {B }}$ | Toggle RCVx; DUTx terminated $50 \Omega$ to GND; IOL $=1 O H=20 \mathrm{~mA}$, $\mathrm{VIH}=\mathrm{VIL}=0 \mathrm{~V} ; \mathrm{VCOM}=+1.5 \mathrm{~V}$ for IOL and -1.5 V for IOH ; measured at $90 \%$ of final value |

Table 7. PPMU (PPMU Enabled in FV, DCL Disabled)

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORCE VOLTAGE |  |  |  |  |  |  |
| Current Range A | -40 |  | +40 | mA | D |  |
| Current Range B | -1 |  | +1 | mA | D |  |
| Current Range $C$ | -100 |  | +100 | $\mu \mathrm{A}$ | D |  |
| Current Range D | -10 |  | +10 | $\mu \mathrm{A}$ | D |  |
| Current Range E | -2 |  | +2 | $\mu \mathrm{A}$ | D |  |
| Voltage Range at Output |  |  |  |  |  |  |
| Range A | -2.0 |  | +5.75 | V | D | Output range for full-scale source and sink. |
|  | -2.0 |  | +6 | V | D | Output range for $\pm 25 \mathrm{~mA}$. |
| Range B, Range C, Range D, and Range E | -2.0 |  | +6.5 | V | D | Output range for full-scale source and sink. |
| Offset |  |  |  |  |  |  |
| Range C | -100 |  | +100 | mV | P | Measured at DAC Code 0x4000 (0 V). |
| All Ranges |  | $\pm 10$ |  | mV | $\mathrm{C}_{T}$ | Measured at DAC Code 0x4000 (0 V). |
| Offset Tempco, All Ranges |  | $\pm 25$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |

## ADATE318



| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Range B, Range C, and Range D |  | $\pm 0.001$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Range E |  | $\pm 0.002$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Gain Error |  |  |  |  |  |  |
| Range B | -30 |  | +5 | \% | P | Based on measurements sourcing and sinking, 80\% FSR current. |
| All Ranges |  | -10 |  | \% | $\mathrm{C}_{T}$ | Based on measurements sourcing and sinking, 80\% FSR current. |
| Gain Tempco |  |  |  |  |  |  |
| Range A |  | $\pm 50$ |  | ppm/ $/{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Range B, Range C, Range D, and Range E |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| INL |  |  |  |  |  |  |
| Range A |  | $\pm 0.0125$ |  | \%FSR | $\mathrm{C}_{T}$ | Range A, after two point gain/offset calibration at $\pm 80 \%$ FSR current; measured over FSR output of -40 mA to +40 mA . |
| Range B | -0.03 |  | +0.03 | \%FSR | P | After two point gain/offset calibration at $\pm 80 \%$ FSR current; measured over FSR output of -1 mA to +1 mA . |
| Range C, Range D, and Range E |  | $\pm 0.01$ |  | \%FSR | $C_{T}$ | After two point gain/offset calibration at $\pm 80 \%$ FSR current; measured over each FSR output for Range C, Range D, and Range E. |
| DUTx Pin Voltage Rejection | -1.2 |  | +1.2 | $\mu \mathrm{A}$ | P | Range B, FVMI, force -1 V and 5 V into load of 0.5 mA , measure $\Delta \mathrm{I}$ reported at PPMU_MEASx pin. |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range (see Figure 136). |
| FORCE CURRENT |  |  |  |  |  | PPMU enabled in FIMI, DCL disabled. |
| DUTx Pin Voltage Range in Range A | -2.0 |  | +5.75 | V | D | At full-scale source and sink current. |
|  | -2.0 |  | +6 | V | D | At 25 mA source and sink current. |
| DUTx Pin Voltage Range at Full Current, Range B, Range C, Range D, and Range E | -2.0 |  | +6.5 | V | D |  |
| Zero-Current Offset, All Ranges | -14.5 |  | +14.5 | \%FSR | P | Extrapolated from measurements at Code $0 \times 4$ CCC and Code $0 \times B 333$ for each range (see Table 21and Table 23). |
| Zero-Current Offset Tempco |  | $\pm 0.002$ |  | \%FSR/ ${ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain Error, All Ranges | -5 |  | +25 | \% | P | Derived from measurements at Code 0x4CCC and Code 0xB333 for each range (see Table 21 and Table 23). |
| Gain Tempco |  |  |  |  |  |  |
| Range A |  | $\pm 50$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ | Significant PPMU self-heating effects in Range A can influence gain drift/tempco measurements. |
| Range B, Range C, Range D, and Range E |  | $\pm 25$ |  | ppm/ $/{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| INL |  |  |  |  |  |  |
| Range A | -0.12 | $\pm 0.02$ | +0.12 | \%FSR | P | After two point gain/offset calibration; measured over FSR output of -40 mA to +40 mA . |
| Range $B$, Range C, and Range D | -0.03 |  | $+0.03$ | \%FSR | P | After two point gain/offset calibration; measured over FSR output; repeat for Range B, Range C, and Range D. |

## ADATE318



| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Short-Circuit Current | -25 |  | +25 | mA | P | PPMU enabled in FVMV, DCL disabled; Source: <br> PPMU force +6.5 V , PPMU_MEAS to -2.0 V Sink: <br> PPMU force -2.0 V, PPMU_MEAS to +6.5 V |
| PPMU_MEASx Pin, Output Capacitance |  | 2 |  | pF | S |  |
| PPMU_MEASx Pin, Load Capacitance |  | 100 |  | pF | S | Maximum load capacitance. |
| VOLTAGE CLAMPS |  |  |  |  |  | PPMU enabled in FIMI, DCL disabled, PPMU clamps enabled; clamp accuracy specifications apply only when VCH > VCL. |
| Low Clamp Range (VCL) | -2.0 |  | +4.0 | V | D |  |
| High Clamp Range (VCH) | 0.0 |  | +6.5 | V | D |  |
| Positive Clamp Voltage Droop | -300 | $\pm 1$ | +300 | mV | P | $\Delta \mathrm{V}$ seen at DUTx pin, Range $\mathrm{A}, \mathrm{VCH}=+5.0 \mathrm{~V}$, $\mathrm{VCL}=-1 \mathrm{~V}$; PPMU force 5 mA and 40 mA into open. |
| Negative Clamp Voltage Droop | -300 | $\pm 1$ | +300 | mV | P | $\Delta \mathrm{V}$ seen at DUTx pin, Range $\mathrm{A}, \mathrm{VCH}=+5.0 \mathrm{~V}$, $\mathrm{VCL}=-1 \mathrm{~V}$, PPMU force -5 mA and 40 mA into open. |
| Offset, PPMU Clamp VCH/VCL | -300 |  | +300 | mV | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open; VCH measured at DAC Code 0x4000 (0 V) with VCL at Code 0x0000 ( -2.5 V ); VCL measured at DAC Code 0x4000 ( 0 V ) with VCH at 0xFFFF (+7.5 V). |
| Offset Tempco, PPMU Clamp VCH/VCL |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain, PPMU Clamp VCH/VCL | 1.0 |  | 1.2 | V/V | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open; VCH gain derived from measurements at DAC Code 0x4000 (0 V) and DAC Code 0xC000 ( +5.0 V ) with VCL at Code $0 \times 0000(-2.5 \mathrm{~V})$; VCL gain derived from measurements at DAC Code 0x4000 (0 V) and DAC Code 0xA666 $(+4.0 \mathrm{~V})$ with VCH at $0 x F F F F(+7.5 \mathrm{~V})$. |
| Gain Tempco, PPMU Clamp VCH/VCL |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| INL, PPMU Clamp VCH/VCL | -20 |  | +20 | mV | P | Range B, PPMU force $\pm 0.5 \mathrm{~mA}$ into open, after two point gain/offset calibration; measured over PPMU clamp functional range. |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of clamp functional range. |
| SETTLING/SWITCHING TIMES <br> Force Voltage Settling Time to $0.1 \%$ of Final Value |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Range A, 200 pF and 2000 pF Load |  | 10 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FV, Range A, DCL disabled; program VIN steps from 0 V to 0.5 V and 5.0 V . |
| Range B, 200 pF and 2000 pF Load |  | 12 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FV, Range B, DCL disabled; program VIN steps from 0 V to 0.5 V and 5.0 V . |
| Range C , 200 pF and 2000 pF Load |  | 32 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FV, Range C, DCL disabled; program VIN steps from 0 V to 0.5 V and 5.0 V . |
| Force Voltage Settling Time to $1.0 \%$ of Final Value |  |  |  |  |  |  |
| Range A, 200 pF \& 2000 pf Load |  | 8.1 |  | $\mu \mathrm{S}$ | $C_{B}$ | PPMU enabled in FV, Range A, DCL disabled; program VIN steps from 0 V to 5.0 V . |
| Range B, 200 pF and 2000 pf Load |  | 8.1 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FV, Range B, DCL disabled; program VIN steps from 0 V to 5.0 V . |
| Range C, 200 pF and 2000 pf Load |  | 8.1 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FV, Range C, DCL disabled; program VIN steps from 0 V to 5.0 V . |

## ADATE318

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Range A, 200 pF and 2000 pf Load |  | 2.5 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FV, Range A, DCL disabled; program VIN steps from 0 V to 0.5 V . |
| Range B, 200 pF and 2000 pf Load |  | 6.3 |  | $\mu \mathrm{s}$ | Св | PPMU enabled in FV, Range B, DCL disabled; program VIN steps from 0 V to 0.5 V . |
| Range C, 200 pF and 2000 pf Load |  | 8.1 |  | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {B }}$ | PPMU enabled in FV, Range C, DCL disabled; program VIN steps from 0 V to 0.5 V . |
| Force Current Settling Time to $0.1 \%$ of Final Value |  |  |  |  |  |  |
| Range A, 200 pF in Parallel with $120 \Omega$ |  | 16 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FI, Range A, DCL disabled; program VIN step of 0 mA to 40 mA . |
| Range B, 200 pF in Parallel with $1.5 \mathrm{~K} \Omega$ |  | 10 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FI, Range B, DCL disabled; program VIN step of 0 mA to 1 mA . |
| Range C, 200 pF in Parallel with $15.0 \mathrm{~K} \Omega$ |  | 40 |  | $\mu \mathrm{s}$ | S | PPMU enabled in FI, Range C, DCL disabled; program VIN step of 0 mA to $100 \mu \mathrm{~A}$. |
| Force Current Settling Time to $1.0 \%$ of Final Value |  |  |  |  |  |  |
| Range A, 200 pF in Parallel with $120 \Omega$ |  | 8.1 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FI , Range A, DCL disabled; program VIN step of 0 mA to 40 mA . |
| Range B, 200 pF in Parallel with $1.5 \mathrm{~K} \Omega$ |  | 7.5 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FI, Range B, DCL disabled; program VIN step of 0 mA to 1 mA . |
| Range C, 200 pF in Parallel with $15.0 \mathrm{~K} \Omega$ |  | 8.1 |  | $\mu \mathrm{s}$ | $C_{B}$ | PPMU enabled in FI, Range C, DCL disabled; program VIN step of 0 mA to $100 \mu \mathrm{~A}$. |
| INTERACTION and CROSSTALK |  |  |  |  |  |  |
| Measure Voltage Channel-to-Channel Crosstalk |  | $\pm 0.01$ |  | \%FSR | $C_{T}$ | $0.01 \% \times 8.5 \mathrm{~V}=0.85 \mathrm{mV}$, PPMU enabled in FIMV, DCL disabled; CHx under test: Range B, forcing 0 mA into 0 V load; other channel: Range A, sweep 0 mA to 40 mA into 0 V load; report $\triangle \mathrm{V}$ of PPMU_MEASx pin under test. |
| Measure Current Channel-to-Channel Crosstalk |  | $\pm 0.01$ |  | \%FSR | $C_{T}$ | $0.01 \% \times 5.0 \mathrm{~V}=0.5 \mathrm{mV}, \mathrm{PPMU}$ enabled in FVMI, DCL disabled; CHx under test: Range E, forcing 0 V into 0 mA current load; other channel: Range E, sweep -2.0 V to +6.5 V into 0 mA current load; report $\triangle \mathrm{V}$ of PPMU_MEASx pin under test. |

Table 8. PPMU_Go/No-Go Comparators

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Compare Voltage Range | -2.0 |  | +6.5 | V | D |  |
| Input Offset Voltage | -250 |  | +250 | mV | P | Measured at DAC Code 0x4000 (0 V) |
| Input Offset Voltage Tempco |  | $\pm 50$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x4000 (0 V) and DAC Code 0xC000 ( +5.0 V ) |
| Gain Tempco |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ | Applies at m $=1.0$ and $\mathrm{c}=0.0$ |
| Comparator Threshold Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| Comparator Threshold DNL |  | $\pm 1$ |  | mV | $\mathrm{C}_{T}$ | After two point gain/offset calibration; measured over $\mathrm{VOH} / \mathrm{VOL}$ range -2.0 V to +6.5 V ; calibration points at $0 \times 4000(0 \mathrm{~V})$ and $0 \times C 000$ ( +5 V ) |
| Comparator Threshold INL | -7 |  | +7 | mV | P | After two point gain/offset calibration; measured at end points of VOH and VOL functional range |
| DUTGND Voltage Accuracy | -7 | $\pm 2$ | +7 | mV | P | Over $\pm 0.1 \mathrm{~V}$ range |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparator Uncertainty Band |  | 1.6 |  | mV | $\mathrm{C}_{\text {B }}$ | Sweep comparator threshold to determine uncertainty (oscillation) band |
| DC Hysteresis |  | $<1$ |  | mV | $\mathrm{C}_{\mathrm{B}}$ | Sweep comparator threshold |
| COMPARATOR OUTPUTS |  |  |  |  |  | PPMU_CMPHx, PPMU_CMPLx |
| Output Logic High | $\begin{aligned} & \text { VDD/4 } \\ & -0.5 \end{aligned}$ |  | $\begin{aligned} & \text { VDD/4 } \\ & +0.5 \end{aligned}$ | V | PF | Sourcing $100 \mu \mathrm{~A}$ |
| Output Logic Low | 0 |  | 0.5 | V | $\mathrm{P}_{\mathrm{F}}$ | Sinking $100 \mu \mathrm{~A}$ |

Table 9. PPMU_Sense Pin

| Parameter | Min | Typ | Max | Unit | Test <br> Level |
| :--- | :--- | :--- | :--- | :--- | :--- |
| PMU_Sx (SYSTEM PMU) <br> SENSE PIN CHARACTERISTICS <br> Voltage Range |  |  |  |  |  |
| Condition |  |  |  |  |  |

Table 10. Serial Programmable Interface (SPI) (SDI, $\overline{\mathrm{RST}}, \overline{\mathrm{CS}}, \mathrm{SCLK}, \mathrm{SDO}, \overline{\mathrm{BUSY}}$ )

| Parameter | Min | Typ | Max | Unit | Test Level | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic High | 1.8 |  | VCC | V | $\mathrm{P}_{\mathrm{F}}$ | SDI, $\overline{\mathrm{RST}}, \overline{\mathrm{CS}}, \mathrm{SCLK}$. |
| Input Logic Low | 0 |  | 0.7 | V | PF |  |
| Input Bias Current | -10 | $\pm 1$ | +10 | $\mu \mathrm{A}$ | P | Tested at 0.0 V and VCC volts. |
| SCLK Clock Rate | 0.5 |  | 50 | MHz | D |  |
| SCLK Pulse Width, Minimum |  | 9 |  | ns | $\mathrm{C}_{\text {T }}$ |  |
| SCLK Crosstalk on DUTx Pin |  | 30 |  | mV | $\mathrm{C}_{\text {B }}$ | DCL disabled; PPMU FV enabled and forcing 0.0 V . |
| Serial Output Logic High | VCC - 0.5 |  | VCC | V | $\mathrm{P}_{\mathrm{F}}$ | SDO; sourcing 2 mA . |
| Serial Output Logic Low | 0 |  | 0.5 | V | $\mathrm{P}_{\mathrm{F}}$ | Sinking 2 mA . |
| $\overline{\text { BUSY Pull-Up Voltage }}$ | 2.3 | 2.5 | 3.5 | V | D | $\overline{\mathrm{BUSY}}$ is an open drain output that pulls low when the SPI requires additional SCLK cycles. |
| $\overline{\text { BUSY }}$ Active Voltage |  | 0.2 | 0.8 | V | $\mathrm{P}_{\mathrm{F}}$ | $\overline{\text { BUSY }}$ active, sinking 2 mA . |

## ADATE318

Table 11. VHH Driver (VHH Mode Enabled, RCV Active)

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VHH BUFFER |  |  |  |  |  | VHH mode enabled, RCVx active |
| Voltage Range | 0.0 |  | 13.5 | V | D |  |
| Output High | 13.5 |  |  | V | P | VHH level = full scale, sourcing 15 mA |
| Output Low |  |  | 5.9 | V | P | VHH level = zero-scale, sinking 15 mA |
| Extrapolated Offset | -500 |  | +500 | mV | P | Extrapolated from measurements at DAC Code 0x8000 (+7 V) and DAC Code 0xC000 (+12 V) |
| Extrapolated Offset Tempco |  | $\pm 0.5$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{T}}$ |  |
| Gain | 2 |  | 2.2 | V/V | P | Gain derived from measurements at DAC Code 0x8000 (+7 V) and DAC Code 0xC000 (+12 V); based on ideal DAC transfer function (see Table 21) |
| Gain Tempco |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{T}$ |  |
| Resolution |  | 305 |  | $\mu \mathrm{V}$ | D |  |
| INL | -25 |  | +25 | mV | P | VHH mode enabled, RCVx active; after two point gain/offset calibration; measured over +5.9 V to +13.5 V ; calibrate at Code $0 \times 8000$ ( +7 V ) and Code 0xC000 (+12 V) |
| DUTGND Voltage Accuracy |  | $\pm 4$ |  | mV | $\mathrm{C}_{T}$ | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of VHH functional range |
| Output Resistance |  |  | 10 | $\Omega$ | P | $\Delta \mathrm{V} / \Delta \mathrm{l} ; \mathrm{VHH}$ mode enabled, RCVx active; Source: $\mathrm{VHH}=+10.0 \mathrm{~V}, \mathrm{I}=0 \mathrm{~mA},+15 \mathrm{~mA}$ Sink: VHH $=+6.5 \mathrm{~V}, \mathrm{I}=0 \mathrm{~mA},-15 \mathrm{~mA}$ |
| DC Output Current Limit Source | +60 |  | +100 | mA | P | VHH mode enabled, RCVx active; $\mathrm{VHH}=+13.5 \mathrm{~V}$, short HVOUT pin to +5.9 V , measure current |
| DC Output Current Limit Sink | -100 |  | -60 | mA | P | VHH mode enabled, RCVx active, $\mathrm{VHH}=5.9 \mathrm{~V}$, short HVOUT pin to 13.5 V , measure current |
| VHH Rise Time (from VIL or VIH to VHH) |  | 163 |  | ns | $C_{B}$ | $20 \%$ to $80 \%$, VHH mode enabled, toggle RCVx: <br> $\mathrm{VHH}=13.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{DATx}=$ high; $\mathrm{VHH}=13.5 \mathrm{~V}, \mathrm{VIL}=3.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$, DATx = low |
| VHH Fall Time <br> (from VHH to VIL or VIH) |  | 30 |  | ns | $C_{B}$ | $20 \%$ to $80 \%$, VHH mode enabled, toggle RCVx; $\mathrm{VHH}=13.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{DATx}=$ high; $\mathrm{VHH}=13.5 \mathrm{~V}, \mathrm{VIL}=3.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$, DATx = low |
| Preshoot, Overshoot, and Undershoot |  | $\pm 40.0$ |  | mV | $C_{B}$ | VHH mode enabled, toggle RCVx; $\mathrm{VHH}=$ $13.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}$, DATx $=$ high; $\mathrm{VHH}=13.5 \mathrm{~V}, \mathrm{VIL}=3.0 \mathrm{~V}, \mathrm{VIH}=4.0 \mathrm{~V}$, DATx $=$ low |
| VIL/VIH DRIVE FUNCTION |  |  |  |  |  | VHH mode enabled, RCVx inactive |
| Voltage Range | -0.1 |  | +6.5 | V | D |  |
| Offset Voltage | -500 |  | +500 | mV | P | Measured at DAC Code $0 \times 4000(0 \mathrm{~V})$, for DATx = high and DATx = low |
| Offset Voltage Tempco |  | 1 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Gain | 1.0 |  | 1.1 | V/V | P | Gain derived from measurements at DAC Code 0x4000 (0 V) and DAC Code 0xC000 (5 V); based on ideal DAC transfer function (see Table 21) |
| Gain Tempco |  | $\pm 75$ |  | ppm $/{ }^{\circ} \mathrm{C}$ | $C_{T}$ |  |
| Resolution |  | 153 |  | $\mu \mathrm{V}$ | D |  |
| INL | -20 |  | +20 | mV | P | VHH mode enabled, RCVx inactive; after two point gain/offset calibration; measured over -0.1 V to +6.0 V ; calibrate at Code $0 \times 4000$ ( 0 V ) and Code 0xC000 (+5.0 V) |


| Parameter | Min | Typ | Max | Unit | Test Level | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUTGND Voltage Accuracy |  | $\pm 2$ |  | mV | $\mathrm{C}_{T}$ | Over $\pm 0.1 \mathrm{~V}$ range; measured at end points of VIH and VIL functional range |
| Output Resistance | 46 | 48 | 50 | $\Omega$ | P | $\Delta \mathrm{V} / \Delta \mathrm{l}$; VHH mode enabled, RCVx inactive; <br> Source: $\mathrm{VIH}=+3.0 \mathrm{~V}, \mathrm{I}=+1 \mathrm{~mA},+50 \mathrm{~mA}$; <br> Sink: VIL $=+2.0 \mathrm{~V} ; \mathrm{I}=-1 \mathrm{~mA},-50 \mathrm{~mA}$ |
| DC Output Current Limit Source | 60 |  | 100 | mA | P | VHH mode enabled, RCVx inactive, $\mathrm{VIH}=+6.0 \mathrm{~V}$, short HVOUT pin to -0.1 V , DATx high, measure current |
| DC Output Current Limit Sink | -100 |  | -60 | mA | P | VHH mode enabled, RCVx inactive, VIL $=-0.1 \mathrm{~V}$, short HVOUT pin to +6.0 V , DATx low, measure current |
| Rise Time, VIL to VIH |  | 6.4 |  | ns | $C_{B}$ | $\begin{aligned} & 20 \% \text { to } 80 \%, \text { VHH mode enabled, RCVx } \\ & \text { inactive, VIL }=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}, \text { RLOAD }>500 \Omega \text {, } \\ & \text { toggle DATx } \end{aligned}$ |
| Fall Time, VIH to VIL |  | 7.3 |  | ns | $C_{B}$ | $\begin{aligned} & 20 \% \text { to } 80 \%, \text { VHH mode enabled, RCVx } \\ & \text { inactive, VIL }=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}, \text { RLOAD }>500 \Omega \text {, } \\ & \text { toggle DATx } \end{aligned}$ |
| Preshoot, Overshoot, and Undershoot |  | $\pm 30$ |  | mV | $C_{B}$ | VHH mode enabled, RCVx inactive, $\mathrm{VIL}=0.0 \mathrm{~V}, \mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}>500 \Omega$, toggle DATx |

Table 12. Alarm Functions


## ADATE318

## SPI TIMING DETAILS



Figure 2. SPI Detailed Read/Write Timing Diagram


Figure 3. SPI Write Instruction


Figure 4. SPI Detailed Hardware Reset Timing Diagram

## ADATE318



Figure 5. SPI Detailed Software Reset Timing Diagram


Figure 6. SPI Read Request Instruction (Prior to Readout)


## ADATE318

Table 13. SPI Detailed Timing Requirements

| Parameter | Min | Max | Unit | Test Level | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | 0.5 | 50 | MHz | $\mathrm{C}_{T}$ | SCLK operating frequency. |
| $\mathrm{tch}^{\text {}}$ | 9 |  | ns | $\mathrm{C}_{T}$ | SCLK high time. |
| $\mathrm{t}_{\mathrm{CL}}$ | 9 |  | ns | $\mathrm{C}_{T}$ | SCLK low time. |
| $\mathrm{t}_{\text {cSAS }}$ | 3 |  | ns | $\mathrm{C}_{T}$ | Setup of $\overline{\mathrm{CS}}$ to rising SCLK at assert. |
| tcsah | 3 |  | ns | $\mathrm{C}_{T}$ | Hold of $\overline{C S}$ to rising SCLK at assert. |
| tcsRs | 3 |  | ns | $\mathrm{C}_{T}$ | Setup of $\overline{C S}$ to rising SCLK at release. |
| tcsrh | 3 |  | ns | $\mathrm{C}_{T}$ | Hold of $\overline{C S}$ to rising SCLK at release. |
|  | 4 |  | ns | $\mathrm{C}_{T}$ | Hold of $\overline{C S}$ release prior to rising SCLK. This parameter is critical only if the number of SCLK cycles from the previous release of $\overline{C S}$ is the minimum specified by the tcsam parameter. |
| tcso |  | 6 | ns | $\mathrm{C}_{T}$ | Delay from $\overline{C S}$ assert to SDO active. |
| tcsz |  | 10 | ns | $\mathrm{C}_{T}$ | Delay from $\overline{C S}$ release to SDO high-Z, depends greatly on external pin loading. |
| tcsam | 3 |  | Cycles | $\mathrm{C}_{T}$ | Width of $\overline{C S}$ release between consecutive assertions of $\overline{C S}$. This parameter is specified in units of SCLK cycles, more specifically in terms of rising edges of the SCLK input. |
| $t_{\text {DS }}$ | 3 |  | ns | $\mathrm{C}_{T}$ | Setup of SDI data prior to rising SCLK. |
| $\mathrm{t}_{\mathrm{DH}}$ | 4 |  | ns | $\mathrm{C}_{T}$ | Hold of SDI data following rising SCLK. |
| $\mathrm{t}_{\mathrm{DO}}$ |  | 12 | ns | $\mathrm{C}_{T}$ | Delay of SDO data from rising SCLK. |
| $t_{\text {BUSA }}$ |  | 12 | ns | $\mathrm{C}_{T}$ | Delay of $\overline{B U S Y}$ assert from first rising SCLK following a valid $\overline{C S}$ release or an asynchronous RSTb release. |
| $\mathrm{t}_{\text {BuSW }}$ | 3 | 26 | Cycles | $\mathrm{C}_{T}$ | Width of $\overline{B U S Y}$ assert. To ensure proper SPI operation, the SCLK must be provided for as long as $\overline{B U S Y}$ remains asserted. Note that the number of SCLK cycles within any $\overline{B U S Y}$ period is variable but deterministic and is based on the previous SPI write instruction type. See the Use of the SPI BUSY Pin section and Figure 3, Figure 6, Figure 8, and Table 18 for more information. |
| $t_{\text {BUSR }}$ |  | 12 | ns | $\mathrm{C}_{T}$ | Delay of $\overline{B U S Y}$ release from first rising SCLK, satisfying the requirements detailed in the Use of the SPI BUSY Pin section. |
| $\mathrm{t}_{\text {RMIN }}$ | 10 |  | ns | $\mathrm{C}_{T}$ | Width of asynchronous $\overline{\mathrm{RST}}$ assert. |
| $\mathrm{t}_{\text {RS }}$ | 3 |  | ns | $\mathrm{C}_{T}$ | Setup of $\overline{\mathrm{RST}}$ to rising SCLK at release. |
| $\mathrm{t}_{\text {SPI }}$ | 29 |  | Cycles | $\mathrm{C}_{T}$ | Number of SCLK rising edge cycles per SPI word write plus the additional tcsAm requirement. |
| $t_{\text {dac }}$ | 5 | 10 | $\mu \mathrm{s}$ | S | Settling time of analog DAC levels to $\pm 0.5$ LSB relative to the beginning of the DAC deglitch period, which begins $x$ SCLK cycles following the release of $\overline{C S}$ and four SCLK cycles prior to the release of the $\overline{\mathrm{BUSY}}$ pin. The number of SCLK cycles, x , is defined by Table 18. Also see Figure 124 for more information. |

## ABSOLUTE MAXIMUM RATINGS

Table 14. Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| Supply Voltages |  |
| Positive Supply Voltage (VDD to PGND) | -0.5 V to +11.0 V |
| Positive VCC Supply Voltage (VCC to DGND) | -0.5 V to +4.0 V |
| Negative Supply Voltage (VSS to PGND) | -6.5 V to +0.5 V |
| Supply Voltage Difference (VDD to VSS) | -1.0 V to +17.0 V |
| Reference Ground (DUTGND to AGND) | -0.5 V to +0.5 V |
| VPLUS Supply Voltage (VPLUS to PGND) | -0.5 V to +19.0 V |
| Supply Sequence or Dropout Condition ${ }^{1}$ |  |
| Input/Output Voltages |  |
| Analog Input Common-Mode Voltage | VSS to VDD |
| DUTx Output Short Circuit Voltage ${ }^{2}$ | -3.0 V to +8.0 V |
| High Speed Input Voltage Absolute Range ${ }^{3}$ | -0.5 V to VTTC +0.5 V |
| High Speed Differential Input Voltage ${ }^{3}$ | -1.0 V to +1.0 V |
| DUTx I/O Pin Current |  |
| DCL Maximum Short-Circuit Current ${ }^{4}$ | $\pm 140 \mathrm{~mA}$ |
| Temperature |  |
| Operating Temperature, Junction | $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

${ }^{1}$ No supply should exceed the given ratings.
${ }^{2}$ RLOAD $=0 \Omega$, VDUTx continuous short-circuit condition (VIH, VIL, VIT), high-Z, VCOM, and clamp modes).
${ }^{3}$ DAT, $\overline{\mathrm{DAT}}, \mathrm{RCV}, \overline{\mathrm{RCV}}$, Rsource $=0 \Omega$.
${ }^{4}$ R LOAD $=0 \Omega$, VDUTx $=-3 \mathrm{~V}$ to +8 V ; DCL current limit. Continuous short-circuit condition. ADATE318 current limits and survives a continuous short-circuit fault.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 15. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ |  |  | $\boldsymbol{\theta}_{\mathbf{J c}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Airflow | 0 | 1 | 2 |  | $\mathrm{~m} / \mathrm{s}$ |
| LFCSP | 45 | 40 | 37 | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 16. Explanation of Test Levels

| Test Level | Description |
| :--- | :--- |
| $D$ | Definition |
| $S$ | Design verification simulation |
| $P$ | $100 \%$ production tested |
| $P_{F}$ | Functionally checked during production test |
| $C_{T}$ | Characterized on tester |
| $C_{B}$ | Characterized on bench |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADATE318

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 17. Pin Function Descriptions

| Pin | Mnemonic | Description |
| :---: | :---: | :---: |
| EP | Exposed Paddle | Exposed paddle is internally connected via high impedance to VSS (substrate). |
| 1 | VDD_THERM | Temperature Sensor VDD Supply. |
| 2 | PPMU_S1 | PPMU External Sense Connect, Channel 1. |
| 3 | THERM | Temperature Sensor Analog Output. |
| 4 | DAT1 | High Speed Data Input, Channel 1. |
| 5 | $\overline{\text { DAT1 }}$ | High Speed Data Input Complement, Channel 1. |
| 6 | NC | This pin is open. No internal connection. |
| 7 | RCV1 | High Speed Receive Input, Channel 1. |
| 8 | $\overline{\mathrm{RCV}}$ | High Speed Receive Input Complement, Channel 1. |
| 9 | SCAP1 | PPMU External Compensation Capacitor, Channel 1. |
| 10 | FFCAPB1 | PPMU External Feed Forward Capacitor Pin B, Channel 1. |
| 11 | FFCAPA1 | PPMU External Feed Forward Capacitor Pin A, Channel 1. |
| 12 | CMPL1 | High Speed Comparator Low Output, Channel 1. |
| 13 | $\overline{\text { CMPL1 }}$ | High Speed Comparator Low Output Complement, Channel 1. |
| 14 | VTTC1 | Comparator Supply Termination, Channel 1. |
| 15 | $\overline{\text { CMPH1 }}$ | High Speed Comparator High Output Complement, Channel 1. |
| 16 | CMPH1 | High Speed Comparator High Output, Channel 1. |
| 17 | PGND | Power Ground. |
| 18 | VDD | VDD Supply. |
| 19 | VSS | VSS Supply. |
| 20 | PPMU_CMPH1 | PPMU Go/No-Go Comparator High Output, Channel 1. |
| 21 | AGND | Analog Ground. |
| 22 | AGND | Analog Ground. |
| 23 | PPMU_CMPL1 | PPMU Go/No-Go Comparator Low Output, Channel 1. |


| Pin | Mnemonic | Description |
| :---: | :---: | :---: |
| 24 | PPMU_MEAS1 | PPMU Analog Measure Output, Channel 1. |
| 25 | DGND | Digital Logic Ground. |
| 26 | DUTGND | DUT Ground Sense Input. |
| 27 | $\overline{\text { ALARM }}$ | Fault Alarm Open Drain Output. |
| 28 | VSS | VSS Supply. |
| 29 | DGND | Digital Logic Ground. |
| 30 | $\overline{C S}$ | Serial Programmable Interface (SPI) Chip Select Input (Active Low). |
| 31 | $\overline{\text { BUSY }}$ | Serial Programmable Interface (SPI) Busy Output (Active Low). |
| 32 | SDO | Serial Programmable Interface (SPI) Serial Data Output. |
| 33 | SCLK | Serial Programmable Interface (SPI) Clock Input. |
| 34 | SDI | Serial Programmable Interface (SPI) Serial Data Input. |
| 35 | VCC | VCC Supply. |
| 36 | VDD | VDD Supply. |
| 37 | $\overline{\text { RST }}$ | Reset Input (Active Low). |
| 38 | VREF | DAC Precision +5.0 V Reference Input. |
| 39 | VREFGND | DAC Precision +0.0 V Reference Input. |
| 40 | PPMU_MEASO | PPMU Analog Measure Output, Channel 0. |
| 41 | PPMU_CMPLO | PPMU Go/No-Go Comparator Low Output, Channel 0. |
| 42 | AGND | Analog Ground. |
| 43 | AGND | Analog Ground. |
| 44 | PPMU_CMPH0 | PPMU Go/No-go Comparator High Output, Channel 0. |
| 45 | VSS | VSS Supply. |
| 46 | VDD | VDD Supply. |
| 47 | PGND | Power Ground. |
| 48 | CMPH0 | High Speed Comparator High Output, Channel 0. |
| 49 | $\overline{\text { CMPH0 }}$ | High Speed Comparator High Output Complement, Channel 0. |
| 50 | VTTC0 | Comparator Supply Termination, Channel 0. |
| 51 | $\overline{\text { CMPLO }}$ | High Speed Comparator Low Output Complement, Channel 0. |
| 52 | CMPLO | High Speed Comparator Low Output, Channel 0. |
| 53 | FFCAPAO | PPMU External Feed Forward Capacitor Pin A, Channel 0. |
| 54 | FFCAPB0 | PPMU External Feed Forward Capacitor Pin B, Channel 0. |
| 55 | SCAPO | PPMU External Compensation Capacitor, Channel 0. |
| 56 | $\overline{\mathrm{RCVO}}$ | High Speed Receive Input Complement, Channel 0. |
| 57 | RCVO | High Speed Receive Input, Channel 0. |
| 58 | NC | This pin is open. No internal connection. |
| 59 | $\overline{\text { DATO }}$ | High Speed Data Input Complement, Channel 0. |
| 60 | DAT0 | High Speed Data Input, Channel 0. |
| 61 | HVOUT | VHH Output Pin. |
| 62 | PPMU_S0 | PPMU External Sense Connect, Channel 0. |
| 63 | VPLUS | VPLUS Supply. |
| 64 | VSS | VSS Supply. |
| 65 | PMU_S0 | System PMU Sense Input, Channel 0. |
| 66 | VDD | VDD Supply. |
| 67 | VDDO0 | VDD Supply, Driver Output Stage, Channel 0. |
| 68 | DUTO | DUT Pin, Channel 0. |
| 69 | VSSOO | VSS Supply, Driver Output Stage, Channel 0. |
| 70 | VSS | VSS Supply. |
| 71 | PGND | Power Ground. |
| 72 | VDD | VDD Supply. |
| 73 | VSS | VSS Supply. |
| 74 | AGND | Analog Ground. |

## ADATE318

| Pin | Mnemonic | Description |
| :--- | :--- | :--- |
| 75 | VSS | VSS Supply. |
| 76 | VDD | VDD Supply. |
| 77 | PGND | Power Ground. |
| 78 | VSS | VSS Supply. |
| 79 | VSSO1 | VSS Supply, Driver Output Stage, Channel 1. |
| 80 | DUT1 | DUT Pin, Channel 1. |
| 81 | VDDO1 | VDD Supply, Driver Output Stage, Channel 1. |
| 82 | VDD | VDD Supply. |
| 83 | PMU_S1 | System PMU Sense Input, Channel 1. |
| 84 | VSS | VSS Supply. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. Driver Small Signal Response, VIH $=0.2 \mathrm{~V}, 0.5 \mathrm{~V}, \mathrm{VIL}=0.0 \mathrm{~V}$, $50 \Omega$ Termination


Figure 10. Driver Large Signal Response, VIH = 1.0 V, 2.0 V, 3.0 V; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 11. Driver Large Signal Response, VIH = 1.0 V, 3.0 V, 5.0 V; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Unterminated


Figure 12. 100 MHz Driver Response, $\mathrm{VIH}=1.0 \mathrm{~V}, 2.0 \mathrm{~V}, 3.0 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}$, $50 \Omega$ Termination


Figure 13. 300 MHz Driver Response, $\mathrm{VIH}=1.0 \mathrm{~V}, 2.0 \mathrm{~V}, 3.0 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}$, $50 \Omega$ Termination


Figure 14.400 MHz Driver Response, $\mathrm{VIH}=0.5 \mathrm{~V}, 1.0 \mathrm{~V}, 2.0 \mathrm{~V}, 3.0 \mathrm{~V}$; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination

## ADATE318



Figure 15. 600 MHz Driver Response, VIH $=0.5 \mathrm{~V}, 1.0 \mathrm{~V}, 2.0 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}$, $50 \Omega$ Termination


Figure 16. Driver Active (VIH/VIL) to/from VTERM Transition; VIH = 1.0 V, VIT $=0.5 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 17. Driver Active (VIH/VIL) to/from VTERM Transition; VIH $=2.0 \mathrm{~V}$, VIT $=1.0 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 18. Driver Active (VIH/VIL) to/from VTERM Transition; VIH =3.0 V, VIT $=1.5 \mathrm{~V} ; \mathrm{VIL}=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 19. Driver Trailing Edge Timing Error Pulse Width, VIH = 0.2 V; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 20. Driver Trailing Edge Timing Error vs. Pulse Width, VIH $=0.5 \mathrm{~V}$; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 21. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 1.0 V ; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 22. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 2.0 V; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 23. Driver Trailing Edge Timing Error vs. Pulse Width, VIH = 3.0 V; VIL $=0.0 \mathrm{~V}, 50 \Omega$ Termination


Figure 24. Driver VIH Linearity Error


Figure 25. Driver VIL Linearity Error


Figure 26. Driver VIT Linearity Error


Figure 27. Driver Interaction Error VIH vs. VIL, VIH $=+6.5$ V,
VIL Swept from -1.5 V to +6.5 V


Figure 28. Driver Interaction Error VIL vs. VIH; VIL $=-1.5$ V, VIH
Swept from -1.5 V to +6.5 V


Figure 29. Driver Interaction Error VIT vs. VIH, VIT $=+1.0 \mathrm{~V}$, VIH Swept from -1.5 V to +6.5 V


Figure 30. Driver Output Resistance vs. Output Current


Figure 31. Driver Output Current Limit; Driver Programmed to -1.5 V, VDUT Swept -1.5 V to +6.5 V


Figure 32. Driver Output Current Limit. Driver Programmed to 6.5 V, VDUT Swept -1.5 V to +6.5 V


Figure 33. HVOUT Transient Response, $\mathrm{VHH}=13.5 \mathrm{~V}$


Figure 34. HVOUT VIH Linearity Error


Figure 35. HVOUT VIL Linearity Error


Figure 36. HVOUT VHH Linearity Error


Figure 37. HVOUT VHH Output Current Limit; VHH = 5.9 V, HVOUT Swept 5.9 V to 13.5 V


Figure 38. HVOUT VHH Output Current Limit; VHH = 13.5 V, HVOUT Swept 5.9 V to 13.5 V

## ADATE318



Figure 39. HVOUT VIL Output Current Limit; VIL $=-0.1$ V, HVOUT Swept-0.1 V to 6.0 V


Figure 40. HVOUT VIH Output Current Limit; VIH = 6.0 V, HVOUT Swept-0.1 V to 6.0 V


Figure 41. Normal Window Comparator Shmoo 1.0 V Swing; $50 \Omega$ Termination, 200 ps (20\% to 80\%)


Figure 42. Normal Window Comparator Shmoo; 1.0 V Swing, $50 \Omega$ Termination, 200 ps (20\% to 80\%)


Figure 43. Normal Window Comparator Trailing Edge Timing Error vs. Input Pulse Width; $50 \Omega$ Termination, 1.0 V Swing, 200 ps ( $20 \%$ to $80 \%$ )


Figure 44. Normal Window Comparator Input Transition Time (20\%/80\%), $50 \Omega$ Termination


Figure 45. Comparator Output Waveform


Figure 46. Normal Window Comparator Threshold Linearity Error


Figure 47. Differential Comparator Threshold Linearity Error


Figure 48. PPMU Go/No-Go Comparator Linearity Error


Figure 49. Differential Comparator CMR Error


Figure 50. Active Load Response to/from Drive VIL $=0 \mathrm{~V}, 50 \Omega$ Termination, $I O L=25 \mathrm{~mA}, \mathrm{VCOM}=2 \mathrm{~V}$

## ADATE318



Figure 51. Active Load Commutation Response, $V C O M=2.0 \mathrm{~V}$, $I O H=I O L=25 \mathrm{~mA}$


Figure 52. Active Load IOH Linearity Error


Figure 53. Active Load VCOM Linearity Error


Figure 54. Active Load IOL Linearity Error


Figure 55. DUTx Pin Leakage in Low Leakage Mode


Figure 56. DUTx Pin Leakage in High-Z Mode


Figure 57. Typical DUTGND Transfer Function Voltage Error, Drive Low VIL = 0 V


Figure 58. PPMU Force Voltage Linearity Error, All Ranges


Figure 59. PPMU Range A Force Current Linearity Error


Figure 60. PPMU Range B Force Current Linearity Error


Figure 61. PPMU Range C Force Current Linearity Error


Figure 62. PPMU Range D Force Current Linearity Error

## ADATE318



Figure 63. PPMU Range E Force Current Linearity Error


Figure 64. PPMU Force Voltage Range A Compliance Error at -2.0 V vs. Output Current, Internal Sense


Figure 65. PPMU Force Voltage Range A Compliance Error at +5.75 V vs. Output Current, Internal Sense


Figure 66. PPMU Force Voltage Range B Compliance Error at -2.0 V vs. Output Current, Internal Sense


Figure 67. PPMU Force Voltage Range B Compliance Error at +6.5 V vs. Output Current, Internal Sense


Figure 68. PPMU Force Current Range A Compliance Error at -40 mA vs. Output Voltage


Figure 69. PPMU Force Current Range A Compliance Error at +40 mA vs. Output Voltage


Figure 70. PPMU Force Current Range B Compliance Error at -1 mA vs. Output Voltage


Figure 71. PPMU Force Current Range B Compliance Error at +1 mA vs. Output Voltage


Figure 72. PPMU Force Current Range E Compliance Error at $-2 \mu \mathrm{~A} v$ v. Output Voltage


Figure 73. PPMU Force Current Range E Compliance Error at $+2 \mu \mathrm{~A}$ vs. Output Voltage


Figure 74. PPMU Force Voltage Output Current Limit Range A, FV=-2.0 V, VDUT Swept -2.0 V to +6.5 V

## ADATE318



Figure 75. PPMU Force Voltage Output Current Limit Range A, FV $=+6.5 \mathrm{~V}$, VDUT Swept -2.0 V to +6.5 V


Figure 76. PPMU Force Voltage Output Current Limit Range E, FV $=-2.0 \mathrm{~V}$, VDUT Swept -2.0 V to +6.5 V


Figure 77. PPMU Force Voltage Output Current Limit Range E, FV = 6.5 V, VDUT Swept -2.0 V to +6.5 V


Figure 78. PPMU Range B Measure Voltage Linearity Error


Figure 79. PPMU Range B Measure Current Linearity Error


Figure 80. PPMU Measure Current CMR Error, (FVMI), Sourcing 0.5 mA


Figure 81. Reflection Clamp VCL Linearity Error


Figure 82. Reflection Clamp VCH Linearity Error


Figure 83. PPMU Voltage Clamp VCL Linearity Error


Figure 84. PPMU Voltage Clamp VCH Linearity Error


Figure 85. VCL Reflection Clamp Current Limit; VCH $=6 \mathrm{~V}, \mathrm{VCL}=5 \mathrm{~V}$, VDUT Swept -2.0 V to +5.0 V


Figure 86. VCH Reflection Clamp Current Limit; VCH $=0$ V, VCL $=-2 \mathrm{~V}$, VDUT Swept -2.0 V to +5.0 V

## ADATE318



Figure 87. Driver Offset Error vs. Driver CLC Setting


Figure 88. Normal Window Comparator Offset Error vs. CLC Setting


Figure 89. Differential Comparator Offset error vs. CLC Setting


Figure 90. Normal Window Comparator Hysteresis Transfer Function


Figure 91. Differential Comparator Hysteresis Transfer Function


Figure 92. Driver Eye Diagram, 400 Mbps, PRBS31; VIH $=1 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$


Figure 93. Driver Eye Diagram, $800 \mathrm{Mbps}, \mathrm{PRBS31;} \mathrm{VIH}=1 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$


Figure 94. Driver Eye Diagram, $800 \mathrm{Mbps}, \mathrm{PRBS31;} \mathrm{VIH}=2 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$


Figure 95. Driver Eye Diagram, $1600 \mathrm{Mbps}, \mathrm{PRBS31} ; \mathrm{VIH}=1 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$


Figure 96. Driver Eye Diagram, 1600 Mbps, PRBS31; VIH $=2$ V, VIL $=0 \mathrm{~V}$


Figure 97. Driver Eye Diagram, 2000 Mbps, PRBS31; VIH $=1$ V, VIL $=0 \mathrm{~V}$


Figure 98. Driver Eye Diagram, 2000 Mbps, PRBS31; VIH $=2$ V, VIL $=0 \mathrm{~V}$

## ADATE318



Figure 99. Drive to/from High-Z Transition, VIH = 1 V, VIL $=-1$ V, $50 \Omega$ Termination


Figure 100. Drive to/from Active Load Transient, VIL $=\mathrm{VIH}=0 \mathrm{~V}$, $I O H=I O L=0 V$


Figure 101. Drive to/from High-Z Transient, VIL $=$ VIH $=0$ V, $50 \Omega$ Termination


Figure 102. Driver 0.2 V Response vs. CLC Settings


Figure 103. Driver 1 V Response vs. CLC Settings


Figure 104. Driver 3 V Response vs. CLC Settings


Figure 105. PPMU Transient Response, FI Range A, Full -Scale Transition, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}, R_{L O A D}=120 \Omega$


Figure 106. PPMU Transient Response, FI Range B, Full-Scale Transition, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}$, RLOAD $=1.5 \mathrm{k} \Omega$


Figure 107. PPMU Transient Response, FI Range C, Full-Scale Transition, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}, R_{\text {LOAD }}=15 \mathrm{k} \Omega$


Figure 108. PPMU Transient Response, FV Range A, 0 V to 5 V, Uncalibrated, $C_{\text {LOAD }}=200 \mathrm{pF}$


Figure 109. PPMU Transient Response, FV Range A, 0 V to 0.5 V, Uncalibrated, $C_{\text {LOAD }}=200 \mathrm{pF}$


Figure 110. PPMU Transient Response, FV Range C, 0 V to 0.5 V, Uncalibrated, $C_{L O A D}=200 \mathrm{pF}$

## ADATE318



Figure 111. PPMU Transient Response, FV Range A, O V to 0.5 V, Uncalibrated, $C_{L O A D}=2000 \mathrm{pF}$


Figure 112. PPMU Transient Response, FV Range C, 0 V to 0.5 V, Uncalibrated, $C_{\text {LOAD }}=2000 \mathrm{pF}$

## ADATE318

## SPI INTERCONNECT DETAILS



Figure 113. Multiple SPI with Shared SDO Line

## ADATE318

## USE OF THE SPI $\overline{\text { BUSY PIN }}$

After any valid SPI instruction is written to the ADATE318, the $\overline{\text { BUSY }}$ pin becomes asserted to indicate a busy status of the DAC update and calibration engines. The $\overline{B U S Y}$ pin is an open drain type output capable of sinking a minimum of 5 mA from the VCC supply. Because it is an open drain type output, it can be wire-or'ed in common with many other similar open drain devices. In such cases, it is the user's responsibility either to determine which device is indicating the busy state or, alternatively, to wait until all devices on the shared line become not busy. It is recommended that the $\overline{\mathrm{BUSY}}$ pin be tied to VCC with an external $1 \mathrm{k} \Omega$ pull-up.
It is not a requirement to wait for release of $\overline{\text { BUSY }}$ prior to a subsequent assertion of the $\overline{\mathrm{CS}}$ pin. This is not the purpose of the $\overline{\text { BUSY }}$ pin. As long as the minimum number of SCLK cycles following the previous release of $\overline{\mathrm{CS}}$ is met according to the tCSAM parameter, the $\overline{\mathrm{CS}}$ pin can be asserted again for a subsequent SPI operation. With the one exception of recovery from a reset request (either by hardware assertion of the $\overline{\text { RST }}$ pin or a sofware setting of the internal SPI_RESET control bit), there is no scenario in normal operation of the ADATE318 in which the user must wait for release of BUSY prior to asserting the $\overline{\mathrm{CS}}$ for another SPI operation. The only requirement on the assertion of $\overline{\mathrm{CS}}$ is that the $\mathrm{t}_{\text {CSAM }}$ parameter be defined as in Figure 4 and Table 13.
It is very important, however, that the SCLK continue to operate for as long as the BUSY pin state remains active. This minimum period of time is defined by the $\mathrm{t}_{\text {Busw }}$ parameter (see Figure 4, Figure 6, Figure 7, and Table 18). If the SCLK does not remain active for at least the time specified by the tbusw parameter, operations pending to the internal processor may not fully complete or, worse, they may complete in an incorrect fashion. In either case, a temporary malfunction of the ADATE318 may occur.
After the ADATE318 releases the $\overline{\text { BUSY }}$ pin, the SCLK may again be stopped to prevent unwanted digital noise from coupling into the analog levels during normal operation of the
pin electronics functions. In every case (with no exception for reset recovery), it is the purpose of the $\overline{\mathrm{BUSY}}$ pin to notify the external test processor that it is again safe to stop the SCLK signal to the ADATE318. Running the SCLK for extra periods when BUSY is not active is never a problem except for the possibility of adding unwanted digital switching noise to the analog pin electronics circuitry as already noted.
While the length of the $\overline{\text { BUSY }}$ period ( $\mathrm{t}_{\mathrm{tusw}}$ ) is variable depending on the particular preceding SPI instruction, it is nevertheless deterministic. The parameter trusw $^{\text {depends only on factors }}$ such as whether the previous instruction involved a write to one or more DAC addresses and, if so, then how many channels were involved and whether or not the calibration function was enabled. Table 18 describes the precise length of the $\mathrm{t}_{\text {Busw }}$ period in units of rising edge SCLK cycles for each possible SPI instruction scenario as well as recovery from a hard $\overline{\mathrm{RST}}$ reset.

Because $t_{\text {busw }}$ is deterministic, it is therefore possible to predict in advance the minimum number of rising edge SCLK cycles required to complete any given SPI instruction. This makes it possible to operate the ADATE318 without a need to monitor the state of the $\overline{B U S Y}$ pin. For applications in which it is neither possible nor desireable to monitor the pin, it is acceptable to use the information in Table 18 to guarantee that the minimum number of cycles is provided in lieu of monitoring $\overline{\text { BUSY }}$ following release of $\overline{\mathrm{CS}}$ or reset. All DAC addresses have been assigned to the contiguous address block from 0x00 through $0 x 0 F$; therefore, it is possible to decode this information within the external test processor to provide a software indication that extra SCLK cycles may be required according to the scenarios listed in Table 18. All other operations not involving these addresses require only the standard number of clock cycles determined by tcsam. As stated above, however, it is extremely important to honor the minimum number of required rising edge SCLK cycles as defined by tbusw following the release of $\overline{\mathrm{CS}}$ for each of the SPI instruction scenarios listed in Table 18 to ensure proper operation of the ADATE318.

Table 18. $\overline{\text { BUSY }}$ Minimum SCLK Cycle Requirements

| SPI Instruction Type | Calibration Engine $^{1}$ | Maximum tsusw (SCLK Cycles) $^{\text {Following the Release of the Asynchronous Reset Pin (Hardware Reset) }}$ |
| :--- | :--- | :--- |
| Following Assertion of the SPI_RESET Control Bit (Software Reset) | X | 64 |
| No Operation (NOP) Instruction | X | 64 |
| Read Request to Any Valid ADATE318 Address and/or Channel (0x00 - 0x7F) | X | 3 |
| Single/Double Channel Write Request to Any Valid ADATE318 Address $\geq 0 \times 10$ | X | 3 |
| Single Channel Write Request to Any DAC (ADDR 0x01 - ADDR 0x0E) | Disabled | 3 |
| Double Channel Write Request to Any DAC (ADDR 0x01 - ADDR 0x0E) | Disabled | 10 |
| Single Channel Write Request to Any DAC (ADDR 0x01 - ADDR 0x0E) | Enabled | 16 |
| Double Channel Write Request to Any DAC (ADDR 0x01 - ADDR 0x0E) | Enabled | 20 |

[^0]
## RESET SEQUENCE AND THE RST PIN

The internal state of the ADATE318 is indeterminate following power-up. For this reason, it is necessary to perform a complete reset sequence once the power supplies have stabilized. Further, the $\overline{\mathrm{RST}}$ pin must be held in the asserted state before and during the power-up sequence and released only after all power supplies are known to be stable.

The ADATE318 has an active low pin ( $\overline{\mathrm{RST}})$ that asynchronously starts a reset sequence. A soft reset sequence can also be initiated under SPI software control by writing to the SPI_RESET bit in the SPI Control Register (SPI 0x12[0] (see Figure 13)). In the case of a soft reset, the sequence begins on the first rising edge of SCLK following the release of $\overline{\mathrm{CS}}$, subject to the normal setup and hold times. Certain actions take place immediately upon initiation of the reset request, whereas other actions require SCLK.

The following asynchronous actions take place as soon as a reset request is detected, whether or not SCLK is active:

- Assert $\overline{\text { BUSY }}$ pin
- Force all control registers to the default reset state as defined by control register definitions
- Clear all calibration registers to the default reset state as defined by calibration register definitions
- Override all DAC output voltages and force analog levels to Voutgnd
- Disable DCLs and PPMUs; open system PMU switches
- Soft connect the DUT0 and DUT1 pins to V Dutgnd $^{\text {(see }}$ Figure 114)

The part remains in this static reset state indefinitely until the clocked portion of the sequence begins with either the first rising edge of SCLK following the release of $\overline{\mathrm{RST}}$ (asynchronous reset) or the second rising edge of SCLK following the release of $\overline{\mathrm{CS}}$ (soft reset). No matter how the reset sequence is initiated, the clocked portion of the reset sequence requires 64 SCLK cycles to run to completion, and the BUSY pin remains asserted until these clock cycles have been received. The following actions take place during the clocked portion of the reset sequence:

- Complete internal SPI controller initialization
- Write the appropriate values to specific DAC $\mathrm{X}_{2}$ registers (see Table 19)
- Enable the thermal alarm with a 100 C threshold; disable PPMU and the overvoltage detect (OVD) alarms
The $64^{\text {th }}$ rising edge of SCLK releases $\overline{\text { BUSY }}$ and starts a selftimed DAC deglitch period of approximately $3 \mu \mathrm{~s}$. DAC voltages begin to change once the deglitch circuits have timed out, and they then require an additional $10 \mu$ s to settle to their final values. Thus, a full reset sequence requires approximately $15 \mu \mathrm{~s}$, comprising $1.28 \mu \mathrm{~s}$ ( 64 cycles $\times 20 \mathrm{~ns}$ ) for the reset state machine, $3 \mu$ s for DAC deglitch, and another $10 \mu$ s for settling.


Figure 114. DUTx to VDUTGND Soft Connect Detail

## ADATE318

## SPI REGISTER DEFINITIONS AND MEMORY MAP



Figure 115. SPI Word Definition
Table 19. SPI Register Memory Map

| CH[1:0] ${ }^{1,2}$ | ADDR[6:0] | R/W ${ }^{1}$ | DATA[15:0] ${ }^{1,3}$ | Register Description | Reset Value ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XX | 0x00 | X | XXXX | No operation (NOP) | XXXX |
| CC | 0x01 | R/W | DDDD | VIH DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x02 | R/W | DDDD | VIT/VCOM DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x03 | R/W | DDDD | VIL DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| CC | 0x04 | R/W | DDDD | VOH DAC level (reset value $=+0.5 \mathrm{~V})$ ) | 0x4CCC |
| CC | $0 \times 05$ | R/W | DDDD | VOL DAC level (reset value $=-0.5 \mathrm{~V}$ ) | 0x3333 |
| CC | 0x06 | R/W | DDDD | VCH DAC level (reset value $=+7.5 \mathrm{~V}$ ) | 0xFFFFF |
| CC | $0 \times 07$ | R/W | DDDD | VCL DAC level (reset value $=-2.5 \mathrm{~V}$ ) | 0x0000 |
| CC | 0x08 | R/W | DDDD | VIOH DAC level (reset value $=50 \mu \mathrm{~A}$ ) | 0x4040 |
| CC | 0x09 | R/W | DDDD | VIOL DAC level (reset value $=50 \mu \mathrm{~A}$ ) | 0x4040 |
| CC | 0 xOA | R/W | DDDD | PPMU DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| 01 | 0x0B | R/W | DDDD | VHH DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x2666 |
| 01 | 0x0C | R/W | DDDD | OVDH DAC level (reset value $=+7.5 \mathrm{~V}$ ) | 0xFFFF |
| 01 | 0x0D | R/W | DDDD | OVDL DAC level (reset value $=-2.5 \mathrm{~V}$ ) | 0x0000 |
| 01 | 0x0E | R/W | DDDD | Spare DAC level (reset value $=0.0 \mathrm{~V}$ ) | 0x4000 |
| XX | 0x0F | X | XXXX | Reserved | XXXX |
| XX | 0x10 | X | XXXX | No operation (NOP) | XXXX |
| CC | $0 \times 11$ | R/W | DDDD | DAC control register | 0x0000 |
| 01 | $0 \times 12$ | R/W | DDDD | SPI control register | 0x0000 |
| XX | $0 \times 13$ to $0 \times 17$ | X | XXXX | Reserved | XXXX |
| 01 | 0x18 | R/W | DDDD | VHH control register | 0x0000 |
| CC | $0 \times 19$ | R/W | DDDD | DCL control register | 0x0080 |
| CC | $0 \times 1 \mathrm{~A}$ | R/W | DDDD | PPMU control register | 0x0000 |
| CC | $0 \times 1 \mathrm{~B}$ | R/W | DDDD | PPMU MEAS control register | 0x0000 |
| CC | 0x1C | R/W | DDDD | CMP control register | 0x07FE |
| CC | 0x1D | R/W | DDDD | ALARM mask register | 0x0045 |
| CC | 0x1E | R | DDDD | ALARM state register | 0x0000 |
| CC | 0x1F | R/W | DDDD | CLC control register | 0x0000 |
| XX | 0x20 | X | XXXX | No operation (NOP) | XXXX |
| CC | $0 \times 21$ | R/W | DDDD | VIH (driver) m-coefficient | 0xFFFFF |
| CC | $0 \times 22$ | R/W | DDDD | VIT (driver) m-coefficient | 0xFFFFF |
| CC | $0 \times 23$ | R/W | DDDD | VIL (driver) m-coefficient | 0xFFFF |
| CC | 0x24 | R/W | DDDD | VOH (normal window comparator) m-coefficient | 0xFFFF |


| CH[1:0] ${ }^{1,2}$ | ADDR[6:0] | R/W ${ }^{1}$ | DATA[15:0] ${ }^{1,3}$ | Register Description | Reset Value ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CC | 0x25 | R/W | DDDD | VOL (normal window comparator) m-coefficient | 0xFFFFF |
| CC | $0 \times 26$ | R/W | DDDD | VCH (reflection clamp) m-coefficient | 0xFFFFF |
| CC | $0 \times 27$ | R/W | DDDD | VCL (reflection clamp) m-coefficient | 0xFFFFF |
| CC | $0 \times 28$ | R/W | DDDD | VIOH (active load) m-coefficient | 0xFFFFF |
| CC | $0 \times 29$ | R/W | DDDD | VIOL (active load) m-coefficient | 0xFFFFF |
| CC | $0 \times 2 \mathrm{~A}$ | R/W | DDDD | PPMU (PPMU force-voltage) m-coefficient | 0xFFFFF |
| 01 | $0 \times 2 B$ | R/W | DDDD | VHH (HVOUT) m-coefficient | 0xFFFFF |
| 01 | $0 \times 2 \mathrm{C}$ | R/W | DDDD | OVDH (overvoltage) m-coefficient | 0xFFFFF |
| 01 | 0x2D | R/W | DDDD | OVDL (overvoltage) m-coefficient | 0xFFFFF |
| 01 | 0x2E | R/W | DDDD | Spare DAC m-coefficient | 0xFFFFF |
| XX | 0x2F | X | XXXX | Reserved | XXXX |
| XX | $0 \times 30$ | X | XXXX | No operation (NOP) | XXXX |
| CC | $0 \times 31$ | R/W | DDDD | VIH (driver) c-coefficient | 0x8000 |
| CC | 0x32 | R/W | DDDD | VIT (driver) c-coefficient | 0x8000 |
| CC | $0 \times 33$ | R/W | DDDD | VIL (driver) c-coefficient | 0x8000 |
| CC | $0 \times 34$ | R/W | DDDD | VOH (normal window comparator) c-coefficient | 0x8000 |
| CC | 0x35 | R/W | DDDD | VOL (normal window comparator) c-coefficient | 0x8000 |
| CC | $0 \times 36$ | R/W | DDDD | VCH (reflection clamp) c-coefficient | 0x8000 |
| CC | $0 \times 37$ | R/W | DDDD | VCL (reflection clamp) c-coefficient | 0x8000 |
| CC | $0 \times 38$ | R/W | DDDD | VIOH (active load) c-coefficient | 0x8000 |
| CC | 0x39 | R/W | DDDD | VIOL (active load) c-coefficient | 0x8000 |
| CC | $0 \times 3 \mathrm{~A}$ | R/W | DDDD | PPMU (PPMU force voltage) c-coefficient | 0x8000 |
| 01 | 0x3B | R/W | DDDD | VHH (HVOUT) c-coefficient | 0x8000 |
| 01 | 0x3C | R/W | DDDD | OVDH (overvoltage) c-coefficient | $0 \times 8000$ |
| 01 | 0x3D | R/W | DDDD | OVDL (overvoltage) c-coefficient | 0x8000 |
| 01 | 0x3E | R/W | DDDD | Spare DAC c-coefficient | 0x8000 |
| XX | 0x3F | X | XXXX | Reserved | XXXX |
| XX | 0x40 | X | XXXX | No operation (NOP) | XXXX |
| 01 | $0 \times 41$ | R/W | DDDD | VIH (HVOUT) m-coefficient | 0xFFFFF |
| CC | 0x42 | R/W | DDDD | VCOM (active load) m-coefficient | 0xFFFFF |
| 01 | 0x43 | R/W | DDDD | VIL (HVOUT) m-coefficient | 0xFFFFF |
| 01 | 0x44 | R/W | DDDD | VOH (differential comparator) m-coefficient | 0xFFFFF |
| CC | 0x45 | R/W | DDDD | VOH (PPMU measure voltage) m-coefficient | 0xFFFF |
| CC | 0x46 | R/W | DDDD | VOH (PPMU measure current, Range A) m-coefficient | 0xFFFFF |
| CC | $0 \times 47$ | R/W | DDDD | VOH (PPMU measure current Range B) m-coefficient | 0xFFFFF |
| CC | $0 \times 48$ | R/W | DDDD | VOH (PPMU measure current, Range C) m-coefficient | 0xFFFFF |
| CC | 0x49 | R/W | DDDD | VOH (PPMU measure current, Range D) m-coefficient | 0xFFFFF |
| CC | $0 \times 4 \mathrm{~A}$ | R/W | DDDD | VOH (PPMU measure current, Range E) m-coefficient | 0xFFFFF |
| 01 | 0x4B | R/W | DDDD | VOL (differential comparator) m-coefficient | 0xFFFFF |
| CC | 0x4C | R/W | DDDD | VOL (PPMU measure voltage) m-coefficient | 0xFFFF |
| CC | 0x4D | R/W | DDDD | VOL (PPMU measure current, Range A) m-coefficient | 0xFFFF |
| CC | $0 \times 4 \mathrm{E}$ | R/W | DDDD | VOL (PPMU measure current, Range B) m-coefficient | 0xFFFFF |
| CC | 0x4F | R/W | DDDD | VOL (PPMU measure current, Range C) m-coefficient | 0xFFFFF |
| CC | 0x50 | R/W | DDDD | VOL (PPMU measure current, Range D) m-coefficient | 0xFFFFF |
| CC | $0 \times 51$ | R/W | DDDD | VOL (PPMU measure current, Range E) m-coefficient | 0xFFFFF |
| CC | 0x52 | R/W | DDDD | VCH (PPMU) m-coefficient | 0xFFFFF |
| CC | 0x53 | R/W | DDDD | VCL (PPMU) m-coefficient | 0xFFFFF |
| CC | 0x54 | R/W | DDDD | PPMU force current, Range A m-coefficient | 0xFFFFF |
| CC | $0 \times 55$ | R/W | DDDD | PPMU force current, Range B m-coefficient | 0xFFFFF |
| CC | 0x56 | R/W | DDDD | PPMU force current, Range C m-coefficient | 0xFFFFF |
| CC | $0 \times 57$ | R/W | DDDD | PPMU force current Range D m-coefficient | 0xFFFFF |
| CC | $0 \times 58$ | R/W | DDDD | PPMU force current, Range E m-coefficient | 0xFFFF |
| 01 | 0x59 | R/W | DDDD | VIH (HVOUT) c-coefficient | 0x8000 |
| CC | 0x5A | R/W | DDDD | VCOM (active load) c-coefficient | 0x8000 |
| 01 | 0x5B | R/W | DDDD | VIL (HVOUT) c-coefficient | 0x8000 |
| 01 | 0x5C | R/W | DDDD | VOH (differential comparator) c-coefficient | 0x8000 |
| CC | 0x5D | R/W | DDDD | VOH (PPMU measure voltage) c-coefficient | 0x8000 |

## ADATE318

| CH[1:0] ${ }^{1,2}$ | ADDR[6:0] | $\overline{\mathbf{R}} \mathbf{W}^{\mathbf{1}}$ | DATA[15:0] ${ }^{1,3}$ | Register Description | Reset Value ${ }^{\mathbf{1}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CC | $0 \times 5 E$ | R/W | DDDD | VOH (PPMU measure current) c-coefficient | $0 \times 8000$ |
| XX | $0 \times 5 F$ to $0 \times 62$ | X | XXXX | Reserved | XXXX |
| 01 | $0 \times 63$ | R/W | DDDD | VOL (differential comparator) c-coefficient | $0 \times 8000$ |
| CC | $0 \times 64$ | R/W | DDDD | VOL (PPMU measure voltage) c-coefficient | $0 \times 8000$ |
| CC | $0 \times 65$ | R/W | DDDD | VOL (PPMU measure current) C-coefficient | $0 \times 8000$ |
| XX | $0 \times 66$ to $0 \times 69$ | X | XXXX | Reserved | XXXX |
| CC | $0 \times 6 A$ | R/W | DDDD | VCH (PPMU) c-coefficient | $0 \times 8000$ |
| CC | $0 \times 6 B$ | R/W | DDDD | VCL (PPMU) c-coefficient | $0 \times 8000$ |
| CC | $0 \times 6 C$ | R/W | DDDD | PPMU force current c-coefficient | $0 \times 8000$ |
| XX | $0 \times 6 D$ to $0 \times 70$ | $X$ | XXXX | Reserved | XXXX |

[^1]
## CONTROL REGISTER DETAILS

Reserved bits in any register are undefined. In some cases, a physical (but unused) memory bit may be present, in other cases not. Write operations have no effect. Read operations result in meaningless but deterministic data.
Any SPI read operation from any reserved bit or register results in an unknown but deterministic readback value.

Any SPI write operation to a control bit or control register defined only on Channel 0 must be addressed to at least Channel 0 . Any such write that is addressed only to Channel 1 is ignored. Further, any such write that is addressed to both Channel 0 and Channel 1 (as a multichannel write) proceeds as if the write were addressed only to Channel 0 . The data addressed to the undefined Channel 1 control bit or control register is ignored.


Figure 116. $D A C$ Control Register $(A D D R=0 \times 11)$


Figure 117. SPI Control Register $(A D D R=0 \times 12)$


Figure 118. VHH Control Register $(A D D R=0 \times 18)$ Active Truth Table


Figure 119. $D C L$ Control Register $(A D D R=0 \times 19)$


Figure 120. PPMU Control Register $(A D D R=0 \times 1 A)$


Figure 121. PPMU MEAS Control Register $(A D D R=0 \times 1 B)$


Figure 122. CMP Control Register $(A D D R=0 \times 1 C)$


Figure 123. Alarm Mask Register $(A D D R=0 \times 1 D)$


Figure 124. Alarm State Register (ADDR $=0 \times 1 E)$ (Read Only)


Figure 125. CLC Control Register (ADDR $=0 \times 1 F)$

## LEVEL SETTING DACS

## DAC UPDATE MODES

The ADATE318 provides $24-\times 16$-bit integrated level setting DACs organized as two channel banks of 12 DACs each. The detailed mapping of the DAC register to pin electronics function is shown in Table 19. Each DAC can be programmed by writing data to the respective SPI register address and channel.
The ADATE318 provides two methods for updating analog DAC levels: DAC immediate update mode and DAC deferred update mode. At release of the $\overline{\mathrm{CS}}$ pin associated with any valid SPI write to a DAC address, the update of analog levels may start immediately ${ }^{1}$, or it can be deferred, depending on the state of the DAC_LOAD_MODE control bits in the DAC control register (SPI ADDR 0x11[1] (see Figure 116)). The DAC update mode can be selected independently for each channel bank.

If the DAC_LOAD_MODE control bit for a given channel bank is cleared, the DACs assigned to that channel are then in the DAC immediate update mode. Writing to any DAC of that channel causes the corresponding analog level to be updated immediately following the associated release of $\overline{\mathrm{CS}}$. Because all analog levels are updated on a per-channel basis, any previously pending DAC writes queued to the channel (while in deferred update mode) are also updated at this time. This situation can arise if DAC writes are queued to the channel while in deferred update mode, and the DAC_LOAD_MODE bit is subsequently changed to immediate update mode before the analog levels are updated by writing to the respective DAC_LOAD soft pin. The queued data is not lost. Note that writing to the DAC_LOAD soft pin has no effect in immediate update mode.

If the DAC_LOAD_MODE control bit for a given channel is set, the DACs assigned to that channel are in the deferred update mode. Writing to any DAC of that channel only queues the DAC data into that channel. The analog update of queued DAC levels is deferred until the respective DAC_LOAD soft pin is set (SPI ADDR 0x11[2] (see Figure 116)). The DAC deferred update mode, in conjunction with the respective DAC_LOAD soft pin, provides the means to queue all DAC level writes to a given channel bank before synchronously updating the analog levels with a single SPI command.

Certain pin electronics functions, such as VHH, OVDH, OVDL, and the spare DAC, do not fit neatly within a particular channel bank. However, they must be updated as a part of the channel bank to which they are assigned as shown in Table 19.
The ADATE318 provides a feature in which a single SPI write operation can address two channels at one time (see Figure 115). This feature makes possible a scenario in which a SPI write

[^2]operation can address corresponding DACs on both channels at the same time even though the channels may be configured with different DAC update modes. In such a case, the part behaves as expected. For example, if both channels are in immediate update mode, the update of analog levels of both channel banks begins after the associated release of the $\overline{\mathrm{CS}}$ pin. If both channels are in deferred update mode, the update of analog levels is deferred for both channels until the corresponding DAC_LOAD bits are set. If one channel is in deferred update mode and the other channel is in immediate update mode, the former channel defers analog updates until the corresponding DAC_LOAD bit is written, and the latter channel begins analog updates immediately after the associated release of the $\overline{\mathrm{CS}}$ pin.

An on-chip deglitch circuit with a period of approximately $3 \mu \mathrm{~s}$ is provided to prevent DAC-to-DAC crosstalk whenever an analog update is processed. Only one deglitch circuit is provided per chip, and it must operate over all physical DACs (both channels) at the same time. The deglitch circuit can be retriggered when an analog levels update is initiated before a previous update operation has completed. In the case of a dualchannel immediate mode DAC write using a single SPI command, the deglitch circuit is triggered once after data is loaded into both DAC channels. Analog transitions at the DAC outputs do not begin until the deglitch circuit has timed out, and final settling to full precision requires an additional $7 \mu \mathrm{~s}$ beyond the end of the $3 \mu \mathrm{~s}$ deglitch interval. Total settling time following release of the associated $\overline{\mathrm{CS}}$ is approximately $10 \mu \mathrm{~s}$. Note that prolonged and consecutive retriggering of the deglitch circuit by one channel may cause the apparent settling time of analog levels on the other channel to be much longer than the specified $10 \mu \mathrm{~s}$.
A typical DAC update sequence is illustrated in Figure 126 in which two immediate mode DAC update commands are written in direct succession. This example illustrates what happens when a DAC update command is written subsequent to a previous update command that has not yet finished its deglitch and settling sequence.

## Recommended Sequence for OVDH DAC Level Addressing

For correct OVDH addressing, first write data to the OVDH DAC level at SPI 0x0C at CH0. If in DAC immediate mode, the OVDH data write must be followed by either a DAC_LOAD command to SPI $0 \times 11$ [2] at CH1 or a subsequent write to any other CH1 DAC data address before the OVDH value will be updated. If in DAC deferred mode, the OVDH DAC level write must be followed by a DAC_LOAD command to SPI 0x11[2] at CH 1 (not CH 0 ) before the analog OVDH value will be updated.

## ADATE318



Figure 126. SPI DAC Write and Settling Time

## Addressing M and C Registers

Some DACs have pairs of $\mathrm{m} / \mathrm{c}$-coefficients that are controlled depending on other register status. Table 20 details the specific register settings and register addresses for the different pairs ( $\mathrm{X}=$ don't care).

Table 20. M- and C-Register Mapping

| SPI <br> Address <br> (Channel) | DAC Name | Functional (DAC Usage) Description | mregister | cregister | VHH <br> ENABLE <br> $0 \times 18$ [0] | DMC ENABLE 0x1C[0] | LOAD ENABLEx 0x19[5] | PPMU POWERx 0x1A[15] | PPMU MEAS <br> VIx 0x1A[5] | PPMU_FORCE VIx 0x1A[4] | PPMU RANGEx (0x1A[3:1]) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0D[0] | OVDL | Overvoltage detect low | 0x2D[0] | 0x3D[0] | X | X | X | X | X | X | XXX |
| 0x04[0] | VOHO | NWC high level, Channel 0 | 0x24[0] | 0x34[0] | X | 0 | X | 0 | X | X | XXX |
|  |  | DMC high level | 0x44[0] | 0x5C[0] | x | 1 | X | 0 | x | x | XXX |
|  |  | PPMU go/no-go MV high level, Channel 0 | 0x45[0] | 0x5D[0] | X | X | X | 1 | 0 | X | XXX |
|  |  | PPMU go/no-go MI Range A high level, Channel 0 | 0x46[0] | 0x5E[0] | x | x | x | 1 | 1 | x | 111 |
|  |  | PPMU go/no-go MI Range $B$ high level, Channel 0 | 0x47[0] | 0x5E[0] | x | x | X | 1 | 1 | X | 110 |
|  |  | PPMU go/no-go MI Range $C$ high level, Channel 0 | 0x48[0] | 0x5E[0] | X | X | X | 1 | 1 | X | 101 |
|  |  | PPMU go/no-go MI Range D high level, Channel 0 | 0x49[0] | $0 \times 5 \mathrm{E}[0]$ | x | x | x | 1 | 1 | x | 100 |
|  |  | PPMU go/no-go MI Range E high level, Channel 0 | 0x4A[0] | 0x5E[0] | $x$ | x | x | 1 | 1 | x | 0xx |


| SPI <br> Address <br> (Channel) | DAC Name | Functional (DAC Usage) Description | mregister | cregister | VHH ENABLE 0x18[0] | DMC <br> ENABLE <br> $0 \times 1 \mathrm{C}[0]$ | LOAD_ <br> ENABLEx <br> 0x19[5] | PPMU_ POWERx 0x1A[15] | PPMU MEAS_ <br> VIx 0x1A[5] | PPMU_FORCE VIx 0x1A[4] | PPMU RANGEx (0x1A[3:1]) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x05[0] | VOLO | NWC low level, Channel 0 | 0x25[0] | 0x35[0] | X | 0 | X | 0 | X | X | XXX |
|  |  | DMC low level | 0x4B[0] | 0x63[0] | x | 1 | $x$ | 0 | $x$ | x | XXX |
|  |  | PPMU go/no-go MV low level, Channel 0 | 0x4C[0] | 0x64[0] | x | x | X | 1 | 0 | X | XXX |
|  |  | PPMU go/no-go MI Range A low level, Channel 0 | $0 \times 4 D[0]$ | $0 \times 65[0]$ | X | X | x | 1 | 1 | X | 111 |
|  |  | PPMU go/no-go MI Range B low level, Channel 0 | $0 \times 4 E[0]$ | $0 \times 65[0]$ | x | x | x | 1 | 1 | x | 110 |
|  |  | PPMU go/no-go MI Range C low level, Channel 0 | $0 \times 4 F[0]$ | $0 \times 65[0]$ | x | x | x | 1 | 1 | x | 101 |
|  |  | PPMU go/no-go MI Range D low level, Channel 0 | $0 \times 50[0]$ | $0 \times 65[0]$ | X | $x$ | $x$ | 1 | 1 | x | 100 |
|  |  | PPMU go/no-go MI Range E low level, Channel 0 | 0x51[0] | 0x65[0] | X | X | x | 1 | 1 | X | OXX |
| 0x08[0] | VIOHO | Load IOH level, Channel 0 | 0x28[0] | 0x38[0] | X | X | X | X | X | X | XXX |
| 0x09[0] | VIOLO | Load IOL level, Channel 0 | 0x29[0] | 0x39[0] | X | X | X | X | X | X | XXX |
| 0x02[0] | VITO/ VCOMO | Drive term level, Channel 0 | $0 \times 22[0]$ | $0 \times 32[0]$ | X | X | 0 | X | X | X | XXX |
|  |  | Load commutation voltage, Channel 0 | 0x42[0] | 0x5A[0] | X | X | 1 | X | x | x | XXX |
| 0x01[0] | VIHO | Drive high level, Channel 0 |  |  |  |  | X | X | X | X | XXX |
|  |  | HVOUT drive high level, Channel 0 | 0x41[0] | 0x59[0] | 1 | x | x | x | x | x | XXX |
| 0x03[0] | VILO | Drive low level, Channel 0 |  |  | 0 | X | X | X | X | X | XXX |
|  |  | HVOUT drive low level, Channel 0 | 0x43[0] | 0x5B[0] | 1 | x | x | x | x | x | XXX |
| 0x06[0] | VCHO | Ref clamp high level, Channel 0 |  |  | X | X | X | 0 | X | X | XXX |
|  |  | PPMU clamp high level, Channel 0 | 0x52[0] | 0x6A[0] | x | x | x | 1 | x | x | XXX |
| 0x07[0] | VCLO | Ref clamp low level, Channel 0 | $0 \times 27[0]$ | $0 \times 37[0]$ | X | X | X | 0 | X | X | XXX |
|  |  | PPMU clamp low level, Channel 0 | 0x53[0] | $0 \times 6 \mathrm{~B}[0]$ | x | x | x | 1 | x | x | Xxx |
| 0x0A[0] | PPMU0 | PPMU VIN FV level, Channel 0 | 0x2A[0] | 0x3A[0] | X | X | X | X | X | 0 | XXX |
|  |  | PPMU VIN FI Range A level, Channel 0 | 0x54[0] | 0x6C[0] | x | x | x | x | x | 1 | 111 |
|  |  | PPMU VIN FI Range B level, Channel 0 | $0 \times 55[0]$ | 0x6C[0] | x | x | x | x | x | 1 | 110 |
|  |  | PPMU VIN FI Range C level, Channel 0 | $0 \times 56[0]$ | 0x6C[0] | x | X | x | x | x | 1 | 101 |
|  |  | PPMU VIN FI Range D Level, Channel 0 | $0 \times 57[0]$ | $0 \times 6 C[0]$ | x | x | x | x | x | 1 | 100 |
|  |  | PPMU VIN FI Range E level, Channel 0 | 0x58[0] | 0x6C[0] | x | x | x | x | x | 1 | OXX |
| 0x0B[0] | VHH | VHH level | 0x2B[0] | 0x3B[0] | X | X | X | X | X | X | XXX |
| 0x0C[0] | OVDH | Overvoltage detect high | 0x2C[0] | 0x3C[0] | X | X | X | X | X | X | XXX |

## ADATE318

| SPI <br> Address <br> (Channel) | DAC Name | Functional (DAC Usage) Description | mregister | cregister | VHH ENABLE 0x18[0] | DMC ENABLE $0 \times 1 \mathrm{C}[0]$ | LOAD <br> ENABLEx <br> 0x19[5] | PPMU_ POWERx 0x1A[15] | PPMU MEAS_ <br> VIx 0x1A[5] | PPMU_FORCE VIx 0x1A[4] | PPMU RANGEx (0x1A[3:1]) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x04[1] | VOH1 | NWC high level, Channel 1 | 0x24[1] | 0x34[1] | X | X | X | 0 | X | X | XXX |
|  |  | PPMU go/no-go MV high level, Channel 1 | 0x45[1] | 0x5D[1] | x | x | x | 1 | 0 | x | XXX |
|  |  | PPMU go/no-go MI Range A high level, Channel 1 | 0x46[1] | 0x5E[1] | x | x | x | 1 | 1 | x | 111 |
|  |  | PPMU go/no-go MI Range $B$ high level, Channel 1 | $0 \times 47[1]$ | $0 \times 5 E[1]$ | x | x | x | 1 | 1 | x | 110 |
|  |  | PPMU go/no-go MI Range C high level, Channel 1 | $0 \times 48[1]$ | $0 \times 5 \mathrm{E}[1]$ | x | x | x | 1 | 1 | x | 101 |
|  |  | PPMU go/no-go MI Range D high level, Channel 1 | $0 \times 49[1]$ | $0 \times 5 E[1]$ | $x$ | X | x | 1 | 1 | x | 100 |
|  |  | PPMU go/no-go MI Range E high level, Channel 1 | 0x4A[1] | 0x5E[1] | X | x | X | 1 | 1 | x | OXX |
| 0x05[1] | VOL1 | NWC low level, Channel 1 | 0x25[1] | 0x35[1] | X | X | X | 0 | X | X | XXX |
|  |  | PPMU go/no-go MV low level, Channel 1 | $0 \times 4 C[1]$ | 0x64[1] | x | x | x | 1 | 0 | x | XXX |
|  |  | PPMU go/no-go MI Range A low level, Channel 1 | 0x4D[1] | 0x65[1] | x | x | x | 1 | 1 | x | 111 |
|  |  | PPMU go/no-go MI Range B low level, Channel 1 | $0 \times 4 E[1]$ | 0x65[1] | X | X | x | 1 | 1 | x | 110 |
|  |  | PPMU go/no-go MI Range C low level, Channel 1 | $0 \times 4 \mathrm{~F}[1]$ | $0 \times 65[1]$ | X | X | X | 1 | 1 | x | 101 |
|  |  | PPMU go/no-go MI Range D low level, Channel 1 | $0 \times 50[1]$ | $0 \times 65[1]$ | x | x | x | 1 | 1 | x | 100 |
|  |  | PPMU go/no-go MI Range E low level, Channel 1 | 0x51[1] | 0x65[1] | $x$ | x | x | 1 | 1 | x | OXX |
| 0x08[1] | VIOH1 | Load IOH level, Channel 1 | 0x28[1] | 0x38[1] | X | X | X | X | X | X | XXX |
| 0x09[1] | VIOL1 | Load IOL level, Channel 1 | 0x29[1] | 0x39[1] | X | X | X | X | X | X | XXX |
| 0x02[1] | VIT1/ VCOM1 | Drive term level, Channel 0 |  |  |  |  | 0 | X | X | X | XXX |
|  |  | Load commutation voltage, Channel 1 | 0x42[1] | 0x5A[1] | x | x | 1 | X | x | $x$ | XXX |
| 0x01[1] | VIH1 | Drive high level, Channel 1 | 0x21[1] | 0x31[1] | X | X | X | X | X | X | XXX |
| 0x03[1] | VIL1 | Drive low level, Channel 1 | 0x23[1] | 0x33[1] | X | X | X | X | X | X | XXX |
| 0x06[1] | VCH1 | Ref clamp high level, Channel 1 |  |  |  |  | X | 0 | X | X | XXX |
|  |  | PPMU clamp high level, Channel 1 | 0x52[1] | 0x6A[1] | x | x | x | 1 | x | x | XXX |
| 0x07[1] | VCL1 | Ref clamp low level, Channel 1 |  |  |  | X | X | 0 | X | X | XXX |
|  |  | PPMU clamp low level, Channel 1 | 0x53[1] | 0x6B[1] | x | X | x | 1 | x | x | XXX |
| 0x0A[1] | PPMU1 | PPMU VIN FV level, Channel 1 | 0x2A[1] | 0x3A[1] | X | X | X | X | X | 0 | XXX |
|  |  | PPMU VIN FI Range A level, Channel 1 | $0 \times 54[1]$ | $0 \times 6 \mathrm{C}[1]$ | X | X | x | x | x | 1 | 111 |
|  |  | PPMU VIN FI Range B level, Channel 1 | $0 \times 55[1]$ | $0 \times 6 \mathrm{C}[1]$ | x | x | x | x | x | 1 | 110 |
|  |  | PPMU VIN FI Range C level, Channel 1 | $0 \times 56[1]$ | $0 \times 6 \mathrm{C}[1]$ | x | x | x | x | x | 1 | 101 |
|  |  | PPMU VIN FI Range D level, Channel 1 | $0 \times 57[1]$ | $0 \times 6 \mathrm{C}[1]$ | x | x | x | x | x | 1 | 100 |
|  |  | PPMU VIN FI Range E level, Channel 1 | 0x58[1] | 0x6C[1] | x | x | x | x | x | 1 | OXX |


| SPI <br> Address <br> (Channel) | DAC Name | Functional (DAC Usage) Description | mregister | cregister | VHH ENABLE 0x18[0] | DMC <br> ENABLE <br> $0 \times 1 \mathrm{C}[0]$ | LOAD <br> ENABLEx <br> 0x19[5] | PPMU_ <br> POWERx <br> 0x1A[15] | PPMU MEAS <br> VIx <br> 0x1A[5] | PPMU_FORCE _VIx 0x1A[4] | PPMU RANGEx (0x1A[3:1]) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0E[0] | Spare | Spare level | 0x2E[0] | 0x3E[1] | X | X | X | X | X | X | XXX |

## DAC TRANSFER FUNCTIONS

Table 21. Detailed DAC Code to Voltage Level Transfer Functions

| Levels | Programmable DAC Range ${ }^{1}, 0 \times 0000$ to 0xFFFF | DAC-to-Level and Level-to-DAC Transfer Functions |
| :---: | :---: | :---: |
| VIHx, VILx, VITx/VCOMx, VOLx, VOHx, VCHx, VCLx, OVDHx, OVDLx | -2.5 V to +7.5 V | $\begin{aligned} & \text { Vout }=2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\mathrm{VREF}-\mathrm{VREFGND})+\mathrm{V}_{\text {DUTGND }} \\ & \text { DAC }=\left[\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {DUTGND }}+0.5 \times(\mathrm{VREF}-\mathrm{VREFGND})\right] \times\left[\left(2^{16}\right) /(2 \times(\mathrm{VREF}-\text { VREFGND }))\right] \end{aligned}$ |
| VHH | -3.0 V to +17.0 V | $\begin{aligned} & \text { Vout }=4 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.6 \times(\mathrm{VREF}-\mathrm{VREFGND})+\mathrm{V}_{\text {DUTGND }} \\ & \text { DAC }=\left[\text { V OUT }-\mathrm{V}_{\text {DUTGND }}+0.6 \times(\mathrm{VREF}-\text { VREFGND })\right] \times\left[2^{16} /(4 \times(\text { VREF }- \text { VREFGND }))\right] \end{aligned}$ |
| IOHx, IOLx | -12.5 mA to +37.5 mA | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })\right] \times(25 \mathrm{~mA} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 25 \mathrm{~mA}))+0.5 \times(\mathrm{VREF}-\text { VREFGND })] \times\left[2^{16} /(2 \times(\mathrm{VREF}-\text { VREFGND }))\right] \end{aligned}$ |
| PPMU_VINx (FV) | -2.5 V to +7.5 V | $\begin{aligned} & \text { Vout }=2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\mathrm{VREF}-\mathrm{VREFGND})+\mathrm{V}_{\text {DUTGND }} \\ & \text { DAC }=\left[\text { V OUt }^{\text {O }}-\text { V DUTGND }+0.5 \times(\mathrm{VREF}-\text { VREFGND })\right] \times\left[2^{16} /(2 \times(\text { VREF }- \text { VREFGND }))\right] \end{aligned}$ |
| PPMU_VINx (FI, Range A) | -80 mA to +80 mA | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })-2.5\right] \times(80 \mathrm{~mA} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 80 \mathrm{~mA}))+2.5+0.5 \times(\text { VREF }- \text { VREFGND })] \times\left[2^{16} /(2 \times(\mathrm{VREF}-\text { VREFGND }))\right] \end{aligned}$ |
| PPMU_VINx (FI, Range B) | -2 mA to +2 mA | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })-2.5\right] \times(2 \mathrm{~mA} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 2 \mathrm{~mA}))+2.5+0.5 \times(\text { VREF }- \text { VREFGND })] \times\left[2^{16} /(2 \times(\mathrm{VREF}-\text { VREFGND }))\right] \end{aligned}$ |
| PPMU_VINx (FI, Range C) | $-200 \mu \mathrm{~A}$ to $+200 \mu \mathrm{~A}$ | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })-2.5\right] \times(200 \mu \mathrm{~A} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 200 \mu \mathrm{~A}))+2.5+0.5 \times(\text { VREF }- \text { VREFGND })] \times\left[2^{16} /(2 \times(\text { VREF }- \text { VREFGND }))\right] \end{aligned}$ |
| PPMU_VINx (FI, Range D) | $-20 \mu \mathrm{~A}$ to $+20 \mu \mathrm{~A}$ | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })-2.5\right] \times(20 \mu \mathrm{~A} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 20 \mu \mathrm{~A}))+2.5+0.5 \times(\mathrm{VREF}-\mathrm{VREFGND})] \times\left[2^{16} /(2 \times(\mathrm{VREF}-\mathrm{VREFGND}))\right] \end{aligned}$ |
| PPMU_VINx (FI, Range E) | $-4 \mu \mathrm{~A}$ to $+4 \mu \mathrm{~A}$ | $\begin{aligned} & \text { lout }=\left[2 \times(\text { VREF }- \text { VREFGND }) \times\left(\mathrm{DAC} / 2^{16}\right)-0.5 \times(\text { VREF }- \text { VREFGND })-2.5\right] \times(4 \mu \mathrm{~A} / 5) \\ & \text { DAC }=[(\text { lout } \times(5 / 4 \mu \mathrm{~A}))+2.5+0.5 \times(\text { VREF }- \text { VREFGND })] \times\left[2^{16} /(2 \times(\mathrm{VREF}-\text { VREFGND }))\right] \end{aligned}$ |

${ }^{1}$ Programmable ranges include the margin outside the specified performance range, allowing for offset and gain calibration.
Table 22. Load Transfer Functions

| Load Level | Transfer Functions | Notes |
| :--- | :--- | :--- |
| IOLx | VIOLx/(VREF - VREFGND $) \times 25 \mathrm{~mA}$ | VIOLx and VIOHx DAC levels are not referenced to VDUTGND. |
| $I O H x$ | $\mathrm{VIOHx} /($ VREF - VREFGND $) \times 25 \mathrm{~mA}$ |  |

Table 23. PPMU Transfer Functions

| PPMU <br> Mode | Transfer Functions ${ }^{1}$ | Uncalibrated PPMU_VIN DAC Settings to Achieve Specified PPMU Range |
| :---: | :---: | :---: |
| FV | VOUT = PPMU_VINx | -2.0 V < PPMU_VINx < +6.5 V |
| MV | VPPMU_MEASx = VDUTx (internal sense path) | N/A |
| MV | VPPMU_MEASx = VPPMU_Sx (external sense path) | N/A |
| FI | IOUT $=[$ PPMU_VINx $-($ VREF - VREFGND $) / 2] /(5 \times$ RPPMU $)$ | 0.0V < PPMU_VINx < 5.0 V |
| MI | VPPMU_MEASx $=[$ VREF - VREFGND $) / 2]+(5 \times$ IOUT $\times$ RPPMU $)+$ <br> V Dutgnd | N/A |

${ }^{1} \mathrm{RPPMU}=12.5 \Omega$ for Range $\mathrm{A}, 500 \Omega$ for Range $\mathrm{B}, 5.0 \mathrm{k} \Omega$ for Range $\mathrm{C}, 50 \mathrm{k} \Omega$ for Range D , and $250 \mathrm{k} \Omega$ for Range E .
Table 24. VHH Transfer Functions

| VHH Mode | Transfer Functions |
| :--- | :--- |
| VHH | HVOUT $=2 \times[$ VHH $+($ VREF - VREFGND $) / 5]+\mathrm{V}_{\text {DUTGND }}$ |
| VIL | HVOUT $=$ VIL $+\mathrm{V}_{\text {DUTGND }}$ |
| VIH | HVOUT $=$ VIH $+\mathrm{V}_{\text {DUTGND }}$ |

## ADATE318

## GAIN AND OFFSET CORRECTION

Each DAC within the ADATE318 has independent gain (m) and offset (c) correction registers that allow digital trim of gain and offset errors. DACs that are shared between functions or levels are provided with per-level or per-function gain and offset correction registers, as appropriate. These registers provide the ability to calibrate out errors in the complete signal chain, which includes error in pin electronics function as well as the DACs. All m-and c-registers are volatile and must be loaded after power-on as part of a calibration cycle if values other than the defaults are required.
The gain and offset correction function can be bypassed by clearing the DAC_CAL_ENABLE bit in the SPI DAC contol register (SPI ADDR 0x11[0]; see Figure 116). This bypass mode is available on a per-chip basis only; that is, it is not possible to bypass calibration for a subset of the DACs.

The calibration function, when enabled, adjusts the numerical data sent to each DAC according to the following equation:

$$
X_{2}=\left[\left(\frac{m+1}{2^{n}}\right) \times X_{1}\right]+\left(c-2^{n-1}\right)
$$

where:
$X_{2}=$ the data-word loaded into the DAC and returned by an SPI read operation.
$X_{1}=$ the 16-bit data-word written to the DAC SPI input register. $m=$ the code in the respective DAC gain register (default code $=0 \times$ FFFF $=2^{\mathrm{n}}-1$ ).
$c=$ the code in the respective DAC offset register (default code
$=0 \mathrm{x} 8000=2^{\mathrm{n}-1}$ ).
$n=$ the DAC resolution ( $n=16$ ).
From this equation, it can be seen that the gain applied to the $\mathrm{X}_{1}$ value is always less than or equal to 1.0 , with the effect that a DAC's output voltage can only be made smaller. To compensate for this numerically imposed limitation, the ADATE318's signal paths are designed to have gain guaranteed to be greater than 1.0 when the default m values ( 0 xFFFF ) are applied. This guarantees that proper gain calibration is always possible. Note also that the value of c is expressed in raw DAC LSBs; that is, it is calculated without considering the effect of the m-register.

When enabled, the calibration function applies the above operation to the $\mathrm{X}_{2}$ register(s) only after a SPI write to the respective $X_{1}$ register(s). The $X_{2}$ registers are not updated after writes to either the m - or c -register. In the case of a dual channel write to the DAC, two respective $\mathrm{X}_{2}$ registers are sequentially updated using the appropriate $m$ and $c$ values.

## $X_{2}$ REGISTERS

Each DAC has associated with it a single $\mathrm{X}_{2}$ register. There is no provision for storing separate $\mathrm{X}_{2}$ values for DACs shared between functions or ranges. Thus, new data must be written to any shared DAC after a mode or range change is performed, even if the old and new DAC data is identical. The ADATE318 provides separate m - and c-registers for all ranges and modes so
that the new $\mathrm{X}_{2}$ value is calculated correctly following the new data write, provided the desired $m$ and $c$ values are stored in advance. The sequence of operations is critical in that the mode or range change must be performed prior to writing the new DAC data, and both $m$ and $c$ values must be present before the new DAC data is written. The $m$ and/or $c$ value can be written either before or after a mode or range change but must be written prior to the DAC data to have the intended effect.

## SAMPLE CALCULATIONS OF M AND C

Because the ADATE318's on-chip DACs have a theoretical output range that exceeds the operating capabilities of the remainder of its signal channels, calibration points must be chosen to be within the normal operating span. Subject to this constraint, calibration is straightforward. One of the keys to understanding the calibration method is to recognize that the intrinsic DAC offset is defined by its output when the input code is $0 \times 0000$. This is quite different from the case of the analog signal paths, where a 0 V level occurs when the DAC code is programmed to near quarter-scale.
As a first example, consider the calibration of a drive high level with a theoretical output span of -2.5 V to +7.5 V , a convenient +10.0 V span in which DAC quarter-scale corresponds to precisely 0.0 V out. The ADATE318 drivers do not of course support this full span, but it is a useful choice for illustration of the calibration methodology.

1. Set the channel to drive high and program the VIL and VIT DACs for roughly -1.0 V outputs (Code 0x2700, not critical). Program the VIH DAC to quarter-scale (0x4000) and measure Output Voltage $V_{1}$; then program the DAC to three-quarter-scale ( 0 xC 000 ) and measure Output Voltage $V_{2}$. Note that $V_{1}$ and $V_{2}$ should be measured with respect to DUTGND.
2. Calculate

Actual_DAC_FSR $=2 \times\left(V_{2}-V_{1}\right)$
where $\left(V_{2}-V_{1}\right)$ represents half the full-scale span.
3. Calculate the extrapolated DAC voltage at Code 0x0000.
$V_{0}=V_{1}-\left(\frac{\left.\text { Actual_DAC_FSR }^{4}\right)}{4}\right.$
4. Calculate

Actual_DAC_LSB $=\frac{\left(V_{2}-V_{1}\right)}{32,768}$
5. Calculate
$m=\left[\frac{5}{\left(V_{2}-V_{1}\right)} \times 65,536\right]-1$
6. Calculate the offset from the ideal -2.5 V .

Offset $=(-2.5)-V_{0}$

## ADATE318

7. Calculate

$$
c=32,768+\left(\frac{\text { Offset }}{\text { Actual }_{-} D A C_{-} L S B}\right)
$$

8. Calculate volts

Post_Calibration_DAC_LSB=Actual_DAC_LSB×( $\left.\frac{5}{V_{2}-V_{1}}\right)$
The above procedure places the DAC's theoretical 0x0000 output at -2.5 V and its theoretical $0 x F F F F$ output at +7.49985 V (1 LSB below +7.5 V ). The useful range extends from below $0 x 199 \mathrm{~A}(-1.5 \mathrm{~V})$ to above $0 \mathrm{xE} 666(+6.5 \mathrm{~V})$, a span of at least 52,428 actual DAC codes.
An alternative calibration approach can be used to map all $2^{16}$ DAC codes onto the part's specified output range by mapping the zero-code to -1.5 V and the full-scale code to +6.5 V .

1. Repeat Step 1 to Step 4 above.
2. Calculate

$$
m=\frac{4}{\left(V_{2}-V_{1}\right)} \times 65,535
$$

3. Calculate the offset from the desired -1.5 V .

$$
\text { Offset }=(-1.5)-V_{0}
$$

4. Calculate DAC

$$
c=32,768+\left(\frac{O f f s e t}{\text { Actual_D }_{\_} D A C_{-} L S B}\right)
$$

## 5. Calculate

$$
\text { Post_Calibration_ } D A C_{-} L S B=\frac{8}{65,536} \text { Volts }
$$

Although this second approach gives an apparent 16 bits of resolution covering the full signal range, it must be kept in mind that this is achieved purely by mathematical alteration of the DAC data. The DAC's internal LSB step size is not changed. In this example, the number of internal DAC codes used to cover the signal span remains roughly 52,428 even though the number of user codes has increased to 65,536 . A consequence of this is that apparent DNL errors are increased as more input codes are mapped onto the same number of DAC codes. While the second calibration method is included here as an example of what is possible, its use can provide a false sense of improved accuracy and it is therefore not recommended.

## ADATE318

## POWER SUPPLY, GROUNDING, AND DECOUPLING STRATEGY

The ADATE318 product is internally divided into a digital core and an analog core.
The VCC and DGND pins provide power and ground, respectively, for the digital core, which includes the SPI and all digital calibration functions. DGND is the logic ground reference for the VCC supply, and VCC should be adequately bypassed to DGND with low ESR bypass capacitors. To reduce transient digital switching noise coupling from the VCC and DGND pins to the analog core, DGND should be connected to a dedicated ground domain that is separate from the analog ground domains. If the application permits, the DGND should share digital ground domain with the system FPGA or ASIC that interfaces with the ADATE318 SPI. All CMOS inputs and outputs are referenced between VCC and DGND, and their valid levels should be guaranteed relative to these.
The analog core of the product includes all analog ATE functional blocks such as DACs, driver, comparator, load, PPMU, VHH driver, and so on. The VPLUS, VDD, and VSS supplies provide power for the analog core. The AGND and PGND are analog ground and analog power ground references, respectively. PGND is generally more noisy with analog switching transients, and it may also have large static dc currents. The AGND is generally more quiet and has relatively small static dc currents. Ideally, these ground domains should be separated, but it is not necessary. They can be connected together outside the chip to a shared analog ground plane. VDD and VSS should be adequately bypassed to the PGND ground domain. Both PGND and AGND (whether separated or shared) should be kept separate from the DGND ground plane as discussed above.

The VPLUS supply pin has the sole purpose to provide high voltage power for the VHH drive capability (HVOUT pin). If the VHH drive capability is used, the VPLUS supply must be provided as specified. If the VHH drive capability is not used, the VPLUS supply can be connected directly to the VDD supply domain to save power.

The ADATE318 also has a DUTGND input pin that can be used to sense the remote DUT ground potential. All DAC functions
(with the exception of VIOH and VIOL active load currents and VPMU when in PPMU FI mode) are adjusted relative to this DUTGND input. Further, the PPMU measure out pins (PPMU_MEASx) are referenced to DUTGND not AGND. This, therefore, requires the system ADC to reference its inputs relative to DUTGND as well. Referencing the system ADC to AGND results in errors, except in the case that DUTGND is tied to AGND. For applications that do not distinguish between DUT ground reference and system analog ground reference, the DUTGND pin can be connected to the same ground plane as AGND.

The ADATE318 should have ample supply decoupling of $0.1 \mu \mathrm{~F}$ on each supply pin located as close to the device as possible, ideally right up against the device. In addition, there should be one $10 \mu \mathrm{~F}$ tantalum capacitor shared across each power domain. The $0.1 \mu \mathrm{~F}$ capacitor should have low effective series resistance (ESR) and effective series inductance (ESL), such as the common ceramic capacitors that provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

Digital lines running under the device should be avoided because these couple noise onto the device. The analog ground plane should be allowed to run under the device to avoid noise coupling. The power supply lines should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching digital signals should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the reference inputs. It is essential to minimize noise on all VREF lines. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough throughout the board. As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of this package during the assembly process.

## USER INFORMATION AND TRUTH TABLES

Table 25. Driver Truth Table ${ }^{1}$

| DCL Control Register Bits (0x19) |  |  |  |  |  | High Speed Inputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCL Enable ADDR $0 \times 19$ [0] | Force Load ADDR 0x19[2] | Force Drive ADDR 0x19[1] | Force State ADDR 0x19[4:3] | Load Enable ADDR 0x19[5] | DRV_VT_HIZ ADDR 0x19 [6] | RCVx | DATx | Driver |
| 0 | X | X | XX | X | X | X | X | Low leakage |
| 1 | X | 1 | 00 | X | X | X | X | VIL |
| 1 | X | 1 | 01 | X | X | X | X | VIH |
| 1 | X | 1 | 10 | X | X | X | X | High-Z |
| 1 | X | 1 | 11 | X | X | X | X | VIT |
| 1 | X | 0 | XX | X | X | 0 | 0 | VIL |
| 1 | X | 0 | XX | X | X | 0 | 1 | VIH |
| 1 | X | 0 | XX | X | 0 | 1 | x | High-Z |
| 1 | X | 0 | XX | X | 1 | 1 | X | VIT |

Table 26. Active Load Truth Table ${ }^{1}$

| DCL Control Register Bits (0x19) |  |  |  |  |  |  |  | High Speed Inputs |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DCL Enable | Force Load | Force Drive | Force State | Load Enable |  |  |  |  |
| ADDR | ADDR | ADDR | ADDR | ADDR | DRV_VT_HIZ |  |  |  |
| 0x19[0] | 0x19[2] | 0x19[1] | 0x19[4:3] | 0x19[5] | ADDR 0x19[6] | RCVx | DATx | Load |
| 0 | X | X | XX | X | X | X | X | Low leakage |
| 1 | 1 | X | XX | X | X | X | X | Active on |
| 1 | 0 | X | XX | 0 | X | X | X | Low leakage |
| 1 | 0 | X | XX | 1 | X | 0 | X | Active off |
| 1 | 0 | X | XX | 1 | 0 | 1 | X | Active on |
| 1 | 0 | X | XX | 1 | 1 | X | Active off |  |

${ }^{1} \mathrm{X}=$ don't care.
Table 27. VHH and VIH/VIL Driver Truth Table ${ }^{1}$

| VHH_ENABLE ADDR 0x18[0] | CH0 RCV (RCV0) | CH0 DAT (DAT0) | Output of VHH Driver |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | VIL (Channel 0,VIL DAC) |
| 1 | 0 | 1 | VIH (Channel 0, VIH DAC) |
| 1 | 1 | VHH |  |
| 0 | X | X | Disabled (HVOUT pin set to 0.0 V, approximately $50 \Omega$ impedance) |
| $\mathrm{X}=$ don't care. |  |  |  |

Table 28. Comparator Truth Table

| DMC ENABLE ADDR 0x1C[0] | CMPH0 | CMPLO | CMPH1 | CMPL1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Normal window compare mode <br> Logic high: VOH0 < VDUT0 <br> Logic low: VOH0 > VDUT0 | Normal window compare mode <br> Logic high: VOLO < VDUTO <br> Logic low: VOLO > VDUT0 | Normal window compare mode <br> Logic high: VOH1 < VDUT1 <br> Logic low: VOH1 > VDUT1 | Normal window compare mode <br> Logic high: VOL1 < VDUT1 <br> Logic low: VOL1 > VDUT1 |
| 1 | Differential compare mode Logic high: VOH0 < VDUTO - VDUT1 <br> Logic low: VOH0 > VDUT0 - VDUT1 | Differential compare mode Logic high: <br> VOLO < VDUTO - VDUT1 <br> Logic low: <br> VOLO > VDUT0 - VDUT1 | Normal window compare mode <br> Logic high: VOH1 < VDUT1 <br> Logic low: VOH1 > VDUT1 | Normal window compare mode <br> Logic high: VOL1 < VDUT1 <br> Logic low: VOL1 > VDUT1 |

## ADATE318

## ALARM FUNCTIONS

The ADATE318 contains per-channel overvoltage detectors (OVD), PPMU voltage/current clamps, and a per-chip thermal alarm to detect and signal fault conditions. The status of these circuits may be interrogated via the SPI by reading the alarm state register (SPI ADDR 0x1E; see Figure 124). This read-only register is cleared by a read operation. In addition, the fault conditions are combined in the fault alarm logic (see Figure 137) and drive the open drain ALARM pin to signal that a fault has occurred.

The various alarm circuits are controlled through the alarm mask register (ADDR 0x1D; see Figure 123). In the default state, the thermal alarm is enabled, and both the overvoltage alarm and the PPMU clamp alarms are masked off.
The only function of the alarm circuits is to detect and signal the presence of a fault. The only actions taken upon detection of a fault are setting of the appropriate register bit and activating the ALARM pin.

## PPMU EXTERNAL CAPACITORS

Table 29. PPMU External Compensation and Feedforward Capacitors

| External Components | Location |
| :--- | :--- |
| 220 pF | Between FFCAPB0 and FFCAPA0 |
| 220 pF | Between FFCAPB1 and FFCAPA1 |
| 1000 pF | Between AGND and SCAP0 |
| 1000 pF | Between AGND and SCAP1 |

Table 30. Other External Components

| External Components | Location |
| :--- | :--- |
| $10 \mathrm{k} \Omega$ | $\overline{\text { ALARM }}$ pull-up to VCC |
| $1 \mathrm{k} \Omega$ | $\overline{\text { BUSY }}$ pull-up to VCC |

## TEMPERATURE SENSOR

Table 31.

| Temperature | Output |
| :--- | :--- |
| 0 K | 0.00 V |
| 300 K | 3.00 V |
| $\mathrm{~T}_{\text {KELVIN }}$ | $0.00 \mathrm{~V}+\left(\mathrm{T}_{\text {KELVIN }}\right) \times 10 \mathrm{mV} / \mathrm{K}$ |

## ADATE318

## DEFAULT TEST CONDITIONS

Table 32.

| Name | Default Test Condition |
| :---: | :---: |
| VIHx DAC Levels | 2.0 V |
| VITx/VCOMx DAC Levels | 1.0 V |
| VILx DAC Levels | 0.0 V |
| VOHx DAC Levels | 6.5 V |
| VOLx DAC Levels | -1.5V |
| VCHx DAC Levels | 7.5 V |
| VCLxDAC Levels | -2.5V |
| VIOHxDAC Levels | 0.0 mA |
| VIOLx DAC Levels | 0.0 mA |
| PPMU_VINx DAC Levels | 0.0 V |
| VHH DAC Level | 13.0 V |
| OVDH DAC Levels | 7.0 V |
| OVDL DAC Levels | -2.0 V |
| DAC_CONTROL | 0x0000: DAC calibration disabled, DAC load mode is immediate |
| VHH_CONTROL | 0x0000: HVOUT (VHH) disabled |
| DCL_CONTROL | 0x0001: DCL enabled, load disabled, high-Z for RCVx $=1$, force drive $=0$ (to VIL state) |
| PPMU_CONTROL | 0x0000: PPMU disabled, PPMU Range E, Force-V¹/Measure-V², input to $\mathrm{V}_{\text {DUTGND, }}$ internal sense path, clamps disabled, external PPMU_S open, PPMU_POWER_x off |
| PPMU_MEAS_CONTROL | 0x0000: PPMU_MEASx high-Z |
| COMPARATOR_CONTROL | 0x0000: normal window comparator mode, comparator hysteresis disabled |
| ALARM_MASK | 0x0045: disable alarm functions |
| PRE_EMPHASIS_CONTROL | 0x0000: disable driver CLC, differential comparator CLC, and normal window comparator CLC |
| Calibration m-Coefficients | 1.0 (0xFFFF) |
| Calibration c-Coefficients | 0.0 (0x8000) |
| DATx, RCVx Inputs | Logic low |
| DUTx Pins | Unterminated |
| CMPHx, CMPLx Outputs | Unterminated |
| $V_{\text {DUTGND }}$ | 0.0 V |

[^3]
## ADATE318

## DETAILED FUNCTIONAL BLOCK DIAGRAMS



Figure 127. Driver Block Diagram


Figure 128. Driver Logic Diagram


Figure 129. Driver Input Stage Diagram


Figure 130. Active Load Block Diagram



Figure 132. VHH and VIL/VIH Driver Block Diagram



Figure 135. Comparator Output Stage Diagram

## ADATE318




Figure 137. Fault Alarm Block Diagram

## ADATE318

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-262-VHHE.
NOTES:

1. FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO

THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.
2. TIEBARS MUST BE SOLDERED TO THE BOARD.

Figure 138. 84-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$10 \mathrm{~mm} \times 10 \mathrm{~mm}$ Body, Very Thin Quad (CP-84-2)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADATE318BCPZ | $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $84-$ Lead LFCSP_VQ with Exposed Pad | CP-84-2 |
| $\mathrm{Z}=$ RoHS Compliant Part. |  |  |  |


[^0]:    ${ }^{1} \mathrm{X}=$ don't care.

[^1]:    ${ }^{1} \mathrm{X}=$ don't care.
    ${ }^{2}$ CC corresponds to the channel address bits and indicates that there is dedicated register space for each channel. ${ }^{3}$ DDDD stands for data.

[^2]:    ${ }^{1}$ Initiation of the analog level update sequence (and triggering of the on-chip deglitch circuit) actually begins four SCLK cycles following the associated release of the $\overline{\mathrm{CS}}$ pin. For the purpose of this discussion, it is assumed to start coincident with the release of $\overline{\mathrm{CS}}$.

[^3]:    ${ }^{1}$ Force-V indicates force voltage.
    ${ }^{2}$ Measure-V indicates measure voltage.

